Vendor: Synopsys, Inc. Category: UFS Controller

UFS 3.0 G4 Host Controller IE and UniPro

The Universal Flash Storage (UFS) Host Controller IP is a standard-based serial interface engine for implementing the JEDEC UFS i…

Overview

The Universal Flash Storage (UFS) Host Controller IP is a standard-based serial interface engine for implementing the JEDEC UFS interface in compliance with the JEDEC UFS, UFS Host Controller Interface (UFSHCI) standards as well as the UFS removable card v1.1 standards. The UFS Host Controller IP, compliant with the latest UFS v4.0 standard, is a high-performance, low-power interface that is primarily used in applications where data is stored on embedded or removable non-volatile mass storage memory devices. The UFS Host Controller IP integrates the UFS host controller application layer with a pre-configured MIPI® UniPro protocol stack that is optimized for UFS host applications.

Given the sensitive data stored on many mobile devices, smartphones in particular, robust security is an important consideration. The UFS Host Controller IP was designed with robust security features. To meet the demand for encryption of data stored on the smartphone’s local storage (contacts, e-mails, etc.), inline encryption (IE) has been added to the UFSHCI specification. The implementation of the AES-XTS encryption/decryption block, supporting 128- and 256-bit keys, is part of the data pipeline, ensuring transparency without any performance loss as it does not take any additional CPU cycles. In addition, Replay Protected Memory Block (RPMB) ensures that device memory regions can only be accessed by authenticated host applications. The Host Controller supports the necessary commands and data structures.

A standard-based synchronous bus system, such as AXI, connects the IP to the rest of the system-on-chip (SoC). This bus is connected to the register interface and the Direct Memory Access (DMA) interface of the IP. The register and data structure implementation is based on the UFSHCI specification and is used by the UFS Host Controller’s DMA engine. Leveraging industry standards in the UFS Host Controller ensures compatibility and performance.

When the UFS Host Controller IP is combined with the MIPI® UniPro Controller IP and the MIPI M-PHY IP, the vendor provides a single vendor UFS IP solution that designers can easily integrate into application processors with less risk, while speeding time-to-market of advanced SoCs and device integrated circuits (ICs).

Key features

  • Compliant with the JEDEC UFS, UFSHCI v4.0 and UFS card v1.1 standards
  • Enables data and privacy protection using Inline Encryption (AES-XTS) and RPMB
  • Delivered as UFS host application layer integrated with Synopsys MIPI UniPro v2.0 Controller IP
  • Manages UFS protocol between host and external UFS device
  • Single traffic class
  • Supports M-PHY v5.0 and access to M-PHY attributes
  • Supports multiple lanes (up to 2) and speed up to HS-Gear5
  • Low-power operation, small area, and low latency
  • Supports clock and power gating using Unified Power Format (UPF)

Block Diagram

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
dwc_ufs30_crypto_host_controller
Vendor
Synopsys, Inc.

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.

Learn more about UFS Controller IP core

Design & Verify Virtual Platform with reusable TLM 2.0

As the system, software & IP complexity is increasing so is the demand of SystemC models & Virtual Platform for verification. To achieve it, the key requirements are that the models/platform should be developed fast, reusable & highly accurate. We are sharing the experience of our company 3D-IP Semiconductors Ltd. for the development of a generic Virtual Platform using TLM 2.0; reusable for any system model.

The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0

In the world of mobile and embedded electronics, storage is no longer just about capacity; it’s about how fast that data can move. As we transition into an era of on-device AI and 8K video, the standards we rely on—UFS, eMMC, and NAND—are evolving rapidly.

Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP

With the rapid development of modern mobile systems there is a great increase in the complexity involved in the IP and SOC designs and correspondingly the functional verification also becomes a challenge. To reduce time to market, IPs needed for the SOC must be developed in parallel to the top level design and should be verified in parallel. This requires strong methodology and infrastructure support which allows the SOC design team to be aligned on the requirements with IP teams. Methodology should also ensure that SOC design team gets the required data for the IP to proceed with the complexity of SOC design.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

eMMC: The Embedded Storage Powering On-Device AI

In today's world of increasingly intelligent devices, efficient and reliable storage is paramount. Embedded MultiMediaCard (eMMC) has emerged as a crucial component that acts as the internal solid-state non-volatile storage for a wide range of devices handling on-device AI processing. Think of it as a compact, high-performing internal drive built directly into your phone, smart camera, or other embedded systems. This blog explores what makes eMMC such a valuable solution, especially for AI applications:

Frequently asked questions about UFS Controller IP

What is UFS 3.0 G4 Host Controller IE and UniPro?

UFS 3.0 G4 Host Controller IE and UniPro is a UFS Controller IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this UFS Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UFS Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP