UFS Verification IP
The UFS Verification IP provides an effective & efficient way to verify the components interfacing with bus of an IP or SoC.
Overview
The UFS Verification IP provides an effective & efficient way to verify the components interfacing with bus of an IP or SoC. The UFS 4.0, UFS 3.1 and UFS 3.0 VIP is fully compliant with standard UFS 4.0/3.1/3.0 specification from JEDEC. This VIP is a light weight VIP with easy plug-and-play interface so that there is no hit on the design cycle time.
Key features
- Supports both host and device system.
- VIP comes with UFS interconnect.
- VIP’s UFS application layer, transport protocol layer and interconnect layer can also be replaced or use as a BFM standalone.
- Supports of logical units, as well as well-known logical units.
- Support SCSI- Command in standard CDB format.
- Transport protocol service and all types of UPIUs are also support.
- Supports high speed gears. Gear1, Gear2, Gear3 and Gear4.
- Supports UFS layering.
- UFS command set layer(UCS).
- UFS Transport protocol layer(UTP).
- UFS Interconnect layer(UIC).
- Supports MIPI Unipro which is adopted for data link layer.
- Supports MIPI M-PHY which is adopted for physical layer.
- Supports Multiple Voltage supply.
- Supports Out of order.
- Support advance RPMB.
- Support Total EHS length as Non-Zero with 32BWords.
- Support Multi-circular Queue (MCQ) in UFSHCI.
- Supports Dynamic as well as Static error injection scenarios.
- On the fly protocol checking using protocol check functions, static and dynamic assertion.
- Built in coverage analysis.
- Provides a comprehensive user API (callbacks) in all BFMs.
- Graphical analyzer to show transactions for easy debugging
Block Diagram
Benefits
- Available in native System Verilog (UVM/OVM/VMM) and Verilog
- Unique development methodology to ensure the highest levels of quality
- 24X5 customer support
- Unique and customizable licensing models
- Exhaustive set of assertions and coverage points with connectivity examples for all the components
- Consistency of interface, installation, operation, and documentation across all our VIPs
- Provide complete solutions and easy integration in IP and SoC environment
What’s Included?
- UFS Host/Device Agent
- UFS Monitor and Scoreboard
- Test Environment & Test Suite:
- Basic and Directed Protocol Tests
- Random Tests
- Error Scenario Tests
- Assertions & Cover Point Tests
- Integration Guide, User Manual and Release Notes.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
- To create world class Verification IP Solutions
- To provide expert consultancy to ASIC & SoC Design companies
- To design SOCs from Architecture to Working Silicon
- To be the leading provider of Semiconductor IP Solutions
- To be a one-stop-shop for Design and Verification
- Customer Success
- Commitment to Quality
- Quality of Products
- Quality of Engineers
- Best in class Customer Support
- Ethics and Integrity
Learn more about UFS Controller IP core
The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0
Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP
UFS or NVMe in Smartphone? See Apple's answer!
UFS Goes Mainstream
eMMC: The Embedded Storage Powering On-Device AI
Frequently asked questions about UFS Controller IP
What is UFS Verification IP?
UFS Verification IP is a UFS Controller IP core from Truechip Solutions listed on Semi IP Hub.
How should engineers evaluate this UFS Controller?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UFS Controller IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.