Vendor: Siemens Digital Industries Software Category: UFS Controller

Verification IP for UFS

Accelerated confidence in simulation-based verification of RTL designs with embedded storage interfaces such as UFS, UniPro, M-PH…

Contact Provider Request Datasheet

Overview

Accelerated confidence in simulation-based verification of RTL designs with embedded storage interfaces such as UFS, UniPro, M-PHY

Avery UFS/Unipro VIP provides a comprehensive verification solution featuring an advanced UVM environment that incorporates: constrained random SCSI and Unipro traffic generation, robust packet and physical layer controls and error injection, protocol checks and coverage, functional coverage, protocol analyzer-like features for debugging, and performance analysis metrics.

With the advanced capabilities of Avery VIP, engineers can work more efficiently, develop more complex tests, and work more on verifying both low-level and system-level functions.

Avery compliance test suites offer effective core-through-chip-level tests, includ ing those used in compliance workshops as well as extended tests developed by Avery to cover the specification features.

Key features

UFS VIP is a comprehensive VIP solution portfolio for SoC and IP designs incorporating the UFS Host Controller (UFSHCI), UFS 4.0, and UME standard, in conjunction with the MIPI Unipro and M-PHY standards.

  • UFS host supported two ways:
    • UFSHC 4.0 driver model supports UME 1.0 and implements UFSHCI programming interface, including host adapter to various host bus interfaces, including AMBA AXI and AHB
    • Generic host model emulates UFSHC host driver and  UFSHCI-based controller
  • UFS device model emulates simple UFS device, including sparse logical block storage and processes over 20 SCSI
  • Supports command sets: Native UFS and SCSI SPC-4, SBC-3, and SAM-5
  • Supports UFS DME and CPort users
  • CPort adapter interfaces to Avery or third party UniPro IP/VIP, enabling mix and match between UFS and Unipro layers to support module-level integration and verification
  • M-PHY model
  • Support draft M-PHY 5.0 Multiple LANE provisions
  • Multiple transmission modes include LS-MODE NRZ and PWM signaling Multiple power saving modes
  • Support error injections (encoding, disparity, etc.)
  • UniPro model
    • Emulates UniPro draft 2.0 protocol stack layers and M-PHY
    • Supports all service primitives (SAP) and service data units (x_SDU)
    • DME user supports all sequences of control, configuration,  and status primitives
    • Transport service
    • Allocates connections between CPorts
    • Schedules message transfers between CPort users
    • Supports CPort signal interface
  • Supports UniPro test feature
  • Inject errors at all layers through callbacks
  • Comprehensive assertions track UFS and MIPI compliance coverage
  • Functional coverage tracks range of packet traffic, FSMs, and complex operational sequences
  • Tracker log monitors all levels and improves debug
  • Comprehensive directed and constrained random compliance test suite for UFSHCI and UFS device achieves high protocol coverage

Block Diagram

Avery Verification IP for UFS block diagram

Benefits

  • Provides effective core-through-chip-level tests
  • Develops more complex tests
  • Enables focusing on verifying low-level and system-level functions
  • Isolates compliance issues

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Avery Verification IP for UFS
Vendor
Siemens Digital Industries Software

Provider

Siemens Digital Industries Software
HQ: USA
Siemens Digital Industries Software offers a deep portfolio of software across a broad spectrum of industry domains. Siemens is the leader in driving enterprise-level digital transformation through market leading software, and services. With these capabilities, Siemens provides the catalyst to not only enable, but also accelerate digital transformation for companies of all sizes and in all industries. The Xcelerator portfolio encompasses Siemens’ capabilities for digital transformation and supports three key facets of the digital enterprise: comprehensive digital twin, personalized, adaptable solutions, and an open, modern ecosystem.
Contact Siemens Digital Industries Software

Learn more about UFS Controller IP core

Design & Verify Virtual Platform with reusable TLM 2.0

As the system, software & IP complexity is increasing so is the demand of SystemC models & Virtual Platform for verification. To achieve it, the key requirements are that the models/platform should be developed fast, reusable & highly accurate. We are sharing the experience of our company 3D-IP Semiconductors Ltd. for the development of a generic Virtual Platform using TLM 2.0; reusable for any system model.

The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0

In the world of mobile and embedded electronics, storage is no longer just about capacity; it’s about how fast that data can move. As we transition into an era of on-device AI and 8K video, the standards we rely on—UFS, eMMC, and NAND—are evolving rapidly.

Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP

With the rapid development of modern mobile systems there is a great increase in the complexity involved in the IP and SOC designs and correspondingly the functional verification also becomes a challenge. To reduce time to market, IPs needed for the SOC must be developed in parallel to the top level design and should be verified in parallel. This requires strong methodology and infrastructure support which allows the SOC design team to be aligned on the requirements with IP teams. Methodology should also ensure that SOC design team gets the required data for the IP to proceed with the complexity of SOC design.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

eMMC: The Embedded Storage Powering On-Device AI

In today's world of increasingly intelligent devices, efficient and reliable storage is paramount. Embedded MultiMediaCard (eMMC) has emerged as a crucial component that acts as the internal solid-state non-volatile storage for a wide range of devices handling on-device AI processing. Think of it as a compact, high-performing internal drive built directly into your phone, smart camera, or other embedded systems. This blog explores what makes eMMC such a valuable solution, especially for AI applications:

Frequently asked questions about UFS Controller IP

What is Verification IP for UFS?

Verification IP for UFS is a UFS Controller IP core from Siemens Digital Industries Software listed on Semi IP Hub.

How should engineers evaluate this UFS Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UFS Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP