Vendor: Cadence Design Systems, Inc. Category: UFS Controller

Simulation VIP for UFS

In production since 2012 on multiple production designs.This Cadence® Verification IP (VIP) supports the JEDEC Universal Flash St…

Overview

In production since 2012 on multiple production designs.</lead>

This Cadence® Verification IP (VIP) supports the JEDEC Universal Flash Storage (UFS) standard. The VIP for UFS is compatible with the industry-standard Universal Verification Methodology (UVM), runs on all leading simulators, and leverages the industry-standard Cadence Memory Model core architecture, interface, and use model.

The JEDEC UFS standard is an emerging standard for storage devices tailored specifically for mobile applications and computing systems requiring high performance and low power consumption. The UFS standard adopts the well-known SCSI architecture model and command protocols supporting multiple commands with command queuing features and enabling a multi-thread programming paradigm. To achieve the highest performance and most power-efficient data transport, JEDEC UFS aligns with industry-leading specifications from the MIPI® Alliance to form its Interconnect Layer.

Supported Specifications: Latest proposals balloted at JEDEC for UFS 4.0 and the official specifications for UFS 1.1, UFS 2.0, UFS 2.1, UFS 3.0 and UFS 3.1.

Key features

  • Interfaces
    • DPDN I/F and RMMI I/F when used with UniPro VIP. CPort signaling pin I/F and CPort message using transactions
  • UTP Layer - UPIUs
    • NOP IN, NOP OUT, Query Request/ Response, Task Management Request/ Response, Command, Response, Data Out, Data In
  • UCS Layer - SCSI Commands
    • READ (6, 10, 16), WRITE (6, 10, 16), Inquiry, Report LUNs, Read Capacity (10, 16), Test Unit Ready, Verify, Start Stop Unit, Mode Sense, Request Sense, Security Protocol In, Security Protocol Out, Send Diagnostic, Read Buffer, Write Buffer, Pre-Fetch (10, 16), Synchronize Cache (10, 16), Mode select, Unmap, and Format
  • UFS Protocol Features
    • Boot functionality
    • LUNS and W-LUNS supported
    • Interleaving of commands supported
    • Types of queue supported : Shared queue and Per-LUN queue
  • CPort Signaling Interface
    • As specified by UniPro Specification:
      • CPort connection to Device UniPro
      • Direct CPort connection to Host UniPro
    • Supported Use Cases
      • UFS standalone (Transaction mode or using CPort signaling interface)
      • Full-stack UFS (with UniPro+M-PHY over DPDN serial interface or with UniPro only over RMMI interface)
    • UFS 3.0 Support
      • Support for HS Gear 3 and 4, IID feature in Task Management request UPIUs, Device Health Descriptor
    • UFS 3.1 Support
      • HPB, WriteBooster Buffer, Deep Sleep Power Mode, Performance Throttling
    • UFS 4.0 Support
      • EHS and its usage in RPMB, OOO RTT and DataIn transmission, HPB 2.0, ARPMB

Block Diagram

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Simulation VIP for UFS
Vendor
Cadence Design Systems, Inc.

Provider

Cadence Design Systems, Inc.
HQ: USA
If you want to achieve silicon success, let Cadence help you choose the right IP solution and capture its full value in your SoC design. Cadence® IP solutions offer the combined advantages of a high-quality portfolio, an open platform, a modern IP factory approach to quality, and a strong ecosystem. Now you can tackle IP-to-SoC development in a system context, focus your internal effort on differentiation, and leverage multi-function cores to do more, faster. The Cadence IP Portfolio includes silicon-proven Tensilica® IP cores, analog PHY interfaces, standards-based IP cores, verification IP cores, and other solutions as well as customization services for current and emerging industry standards. The Cadence IP Factory provides you with an automated approach to the customization, delivery, and verification of SoC IP. As a result, you can spend more time on differentiation, with the assurance that you'll meet your performance, power, and area requirements. Choosing Cadence IP enables you to design with confidence because you have more freedom to innovate your SoCs with less risk and faster time to market.

Learn more about UFS Controller IP core

Design & Verify Virtual Platform with reusable TLM 2.0

As the system, software & IP complexity is increasing so is the demand of SystemC models & Virtual Platform for verification. To achieve it, the key requirements are that the models/platform should be developed fast, reusable & highly accurate. We are sharing the experience of our company 3D-IP Semiconductors Ltd. for the development of a generic Virtual Platform using TLM 2.0; reusable for any system model.

The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0

In the world of mobile and embedded electronics, storage is no longer just about capacity; it’s about how fast that data can move. As we transition into an era of on-device AI and 8K video, the standards we rely on—UFS, eMMC, and NAND—are evolving rapidly.

Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP

With the rapid development of modern mobile systems there is a great increase in the complexity involved in the IP and SOC designs and correspondingly the functional verification also becomes a challenge. To reduce time to market, IPs needed for the SOC must be developed in parallel to the top level design and should be verified in parallel. This requires strong methodology and infrastructure support which allows the SOC design team to be aligned on the requirements with IP teams. Methodology should also ensure that SOC design team gets the required data for the IP to proceed with the complexity of SOC design.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

eMMC: The Embedded Storage Powering On-Device AI

In today's world of increasingly intelligent devices, efficient and reliable storage is paramount. Embedded MultiMediaCard (eMMC) has emerged as a crucial component that acts as the internal solid-state non-volatile storage for a wide range of devices handling on-device AI processing. Think of it as a compact, high-performing internal drive built directly into your phone, smart camera, or other embedded systems. This blog explores what makes eMMC such a valuable solution, especially for AI applications:

Frequently asked questions about UFS Controller IP

What is Simulation VIP for UFS?

Simulation VIP for UFS is a UFS Controller IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this UFS Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UFS Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP