Vendor: M31 Technology Corp. Category: Single-Protocol PHY

ONFI IO v5.0, 2.4GT/s, TSMC 12FFC, 1.2V, N/S orientation, H&V cell

ONFI I/O is a non-volatile memory interface technology with high bandwidth capabilities, mainly developed for flash storage appli…

Contact Provider Request Datasheet
TSMC 12nm FFC View all specifications

Overview

ONFI I/O is a non-volatile memory interface technology with high bandwidth capabilities, mainly developed for flash storage applications. M31 provides a silicon-proven ONFI I/O in a variety of process nodes, which complies with international Open NAND Flash Interface specification, providing on-die termination (ODT) and supporting ZQ impedance calibration, and can be customized based on customer specifications. The ONFI 6.0, ONFI 5.1, and ONFI 5.0 I/O IP have been silicon-proven at advanced FinFet nodes. In addition, M31 also provides solutions for signal integrity (SI) issues such as FFE and DFE.

Key features

  • Supports ONFI 6.0(4.8Gbps), ONFI 5.1(3.6Gbps), ONFI 5.0(2.4Gbps), ONFI 4.1(1.2Gbps), ONFI 4.0(800Mbps) & ONFI 3.2(533Mbps)
  • Power-sequence free
  • Provides multi-driving-strength selection
  • Provides CTT mode and LTT mode
  • Provides two receivers (Schmitt trigger and LVCMOS receiver) in a cell, which can be selected by the register.
  • Provides ODT (On-Die Termination)
  • Provides ZQ Calibration

Block Diagram

ONFI IO v5.0, 2.4GT/s, TSMC 12FFC, 1.2V, N/S orientation, H&V cell block diagram

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
TSMC 12nm FFC —

Specifications

Identity

Part Number
ONFI IO v5.0, 2.4GT/s, TSMC 12FFC, 1.2V, N/S orientation, H&V cell
Vendor
M31 Technology Corp.

Provider

M31 Technology Corp.
HQ: Taiwan
About M31 Technology M31 Technology Corporation (6643-TW) is a professional silicon intellectual property (IP) provider. The company was founded in July 2011 with its headquarters in Hsinchu, Taiwan. M31’s strength is in R&D and customer service. With substantial experiences in IP development, IC design and electronic design automation fields, M31 focuses on providing high-speed interface IPs, memory compilers and standard cell library solutions. M31 has close collaboration with world-class semiconductor companies. It has been aggressively investing in developing and validating different silicon IPs. Most IPs are targeted at advanced process technologies in various foundries. M31 provides customers with differentiated IP solutions. These solutions help customers grasp market opportunities in short design cycles, low manufacturing costs, and high product competitiveness. M31’s vision is to be the most trustworthy IP company in the semiconductor industry. For more information, please visit https://www.m31tech.com
Contact M31 Technology Corp.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is ONFI IO v5.0, 2.4GT/s, TSMC 12FFC, 1.2V, N/S orientation, H&V cell?

ONFI IO v5.0, 2.4GT/s, TSMC 12FFC, 1.2V, N/S orientation, H&V cell is a Single-Protocol PHY IP core from M31 Technology Corp. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP