IP Accelerated (Bye Bye EDA 360)
Eric Esteve
Vendor:
T2M GmbH
Category:
MIPI PHY
MIPI D-PHY Tx IP, Silicon Proven in TSMC 16FFC
The MIPI D-PHY Tx IP Core is fully compliant with the D-PHY specification, version 1.2, ensuring adherence to industry standards.
Overview
The MIPI D-PHY Tx IP Core is fully compliant with the D-PHY specification, version 1.2, ensuring adherence to industry standards. It offers compatibility with both the Display Serial Interface and the MIPI Camera Serial Interface (CSI-2) protocols, enhancing versatility in integration. Featuring one clock lane and four data lanes, this TX PHY provides robust connectivity solutions.
Electrical level signals are meticulously handled by the analog front end, ensuring reliable signal transmission and reception. Meanwhile, the digital back end efficiently manages I/O operations, optimizing performance and functionality. Additionally, the core includes an internally placed auto-calibrating termination resistor, enhancing signal integrity and stability.
Furthermore, the MIPI DSI PHY encompasses essential components such as the D-PHY, which serves as a GPIO bank with a 5V tolerance, along with a PLL, Clock Lane, four Data Lanes, and a Clock Lane (MIPI TX DPHY). This comprehensive setup enables seamless integration and operation within diverse system architectures.
Electrical level signals are meticulously handled by the analog front end, ensuring reliable signal transmission and reception. Meanwhile, the digital back end efficiently manages I/O operations, optimizing performance and functionality. Additionally, the core includes an internally placed auto-calibrating termination resistor, enhancing signal integrity and stability.
Furthermore, the MIPI DSI PHY encompasses essential components such as the D-PHY, which serves as a GPIO bank with a 5V tolerance, along with a PLL, Clock Lane, four Data Lanes, and a Clock Lane (MIPI TX DPHY). This comprehensive setup enables seamless integration and operation within diverse system architectures.
Key features
- Compliant to MIPI Alliance Standard for
- D-PHY specification Version 1.2
- Supports standard PPI interface compliant to MIPI Specification
- Supports synchronous transfer at high speed mode with a bit rate of 80-2500 Mb/s
- Supports asynchronous transfer at low power mode with a bit rate of 10 Mb/s
- Supports ultra-low power mode, high speed mode and escape mode
- Supports one clock lane and up to four data lanes
- Data lanes support transfer of data in high speed mode
- Supports error detection mechanism for sequence errors and contentions
- Supports contention detection
- Configurable skew option for each Clock and Data lanes
- Testability for TX, RX and PLL
- Silicon Proven in TSMC 16FFC.
What’s Included?
- GDSII & layer map
- Place-Route views (.LEF)
- Liberty library (.lib)
- Verilog behaviour model
- Netlist & SDF timing
- Layout guidelines, application notes
- LVS/DRC verification reports
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 16nm | FFC | In Production |
Specifications
Identity
Part Number
MIPI D-PHY Tx IP in 16FFC
Vendor
T2M GmbH
Type
Silicon IP
Standards & Interfaces
MIPI PHY
MIPI D-PHY
Provider
T2M GmbH
T2M GmbH is the leading Global Technology Company supplying state of the art complex semiconductor connectivity IPs and KGDs, enabling the creation of complex connected devices for Mobile, IoT and Wearable markets.
T2M's unique SoC White Box IPs are the design database of mass production RF connectivity chips supporting standards including Wifi, BT, BLE, Zigbee, NFC, LTE, GSM, GNS. They are available in source code as well as KGD for SIP / modules.
With offices in USA, Europe, China, Taiwan, South Korea, Japan, Singapore and India, T2M’s highly experienced team provides local support, accelerating product development and Time 2 Market.
Learn more about MIPI PHY IP core
MIPI DPHY Solution
Infineon Drives Automotive MCU Performance Higher with Synopsys Interface IP
Ron DiGuiseppe, Synopsys
Cadence First to Demo Complete M-PCIe PHY and Controller Solution at MIPI and PCI-SIG Conferences
Arif Khan
Super Edge Medical SoC (SEMC)
Post Covid 19, the biggest bet for revival of the industry is on 5G proliferation across the world. It is widely expected that 5G’s Enhanced Mobile broadband (eMMB) with speeds as high as 20X of 4G speed, Ultra reliable and Low Latency Communication ( URLLC) and massive Machine type connectivity (mMTC) will transform the world.
D-PHY, M-PHY & C-PHY? First Look at Testing MIPI's Latest PHY
Chris Loberg, Senior Technical Marketing Manager, Tektronix
Frequently asked questions about MIPI PHY IP
What is MIPI D-PHY Tx IP, Silicon Proven in TSMC 16FFC?
MIPI D-PHY Tx IP, Silicon Proven in TSMC 16FFC is a MIPI PHY IP core from T2M GmbH listed on Semi IP Hub. It is listed with support for tsmc In Production.
How should engineers evaluate this MIPI PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.