Microprocessor IP for video codecs and video processing -- High Number of Streams Encoder For Data Center
Hantro VC9800E enables up to 256 streams encoding with high video quality single-core solution, or multi-core solution, supportin…
Overview
Hantro VC9800E enables up to 256 streams encoding with high video quality single-core solution, or multi-core solution, supporting AV1, HEVC, H.264, VP9 video formats and JPEG.
VeriSilicon's Hantro VC9800E is based on silicon-proven VeriSilicon Hantro technology and target to demand the high quality, high throughput, low bandwidth data centers to address the video transcoding, AI server, desktop virtualization even cloud gaming applications. Hantro VC9800E provides semiconductor manufacturers a minimum risk solution for integrating high-performance video capability into their chips.
Key features
- Video Formats
- Unified architecture supports multiple formats
- AV1 main profle 8/10bit
- HEVC main10, main, and main still profiles
- H.264 Baseline, main and High, High10
- VP9 profile 0 and profile 2 (10-bit)
- JPEG
- High Performance and Throughput
- Up to 8K@30fps/16x1080P@30fps performance with a single-core
- Up to 8K@120fps/64x1080P@30fps with multiple cores
- High BUS latency tolerance without performance impact
- Up to 256 streams in a single device
- Maximally offloads the system CPU
- Leading in PPA/Die Area for high performance solution
- High Encoding Quality
- Leading PSNR BDR data in data center video processors
- New SCC(Screen Content Coding) Encoding tools for improving artificial sequences(Like Gaming) encoding quality and efficiency
- Enhanced large motion sequences encoding mechanism to improve encoding quality for high speed scenes
- Visual quality optimization for gaming video
- User Controlled Intelligent encoding capability with AI by FLEXA-AI API
- Features for Different Application Requirements
- Based on frame level switching of virtual machine tasks, providing ultra-low latency task scheduling capabilities for cloud computing applications
- Inline preprocessing features and OSD blending
- DDR efficiency and bandwidth saving
- Sub-picture Low-latency encoding
- Security and DRM support
- Flexible HW Configuration
- HW configuration can be done for most video formats
- Typical 1-4 cores or more in a device
- Good balance between PPA and video quality for different targets
- Configurable on quality level, feature set, and different performance
- Controllable balance between performance and quality
- Bandwidth saving by reference frame & input frame compression
- API support
- OpenMax-IL
- FFmpeg avcodec Plug-in
- VAAPI
- Hantro Video Private ctrlSW API
- V4L2 API
Block Diagram
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
Learn more about Video Processing IP core
Configurable Processors for Video Processing SOCs
FPGA-based video surveillance comes of age
Picking the right MPSoC-based video architecture: Part 1
Video encoding with low-cost FPGAs for multi-channel H.264 surveillance
Analysis: ARC's Configurable Video Subsystems
Frequently asked questions about Video Processing IP
What is Microprocessor IP for video codecs and video processing -- High Number of Streams Encoder For Data Center?
Microprocessor IP for video codecs and video processing -- High Number of Streams Encoder For Data Center is a Video Processing IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.
How should engineers evaluate this Video Processing?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.