Vendor: SmartDV Technologies Category: HBM

HBM2E Memory Model

HBM2E Memory Model provides an smart way to verify the HBM2E component of a SOC or a ASIC.

Contact Provider Request Datasheet

Overview

HBM2E Memory Model provides an smart way to verify the HBM2E component of a SOC or a ASIC. The SmartDV's HBM2E memory model is fully compliant with standard HBM2E Specification and provides the following features. Better than Denali Memory Models.

HBM2E Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

HBM2E Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports HBM2E memory devices from all leading vendors.
  • Supports 100% of HBM2E protocol standard specification JESD235B,JESD235C and JESD235D.
  • Supports all the HBM2E commands as per the specs.
  • Supports programmable clock frequency of operation.
  • Supports all types of timing and protocol violation detection.
  • Supports burst length of 2 and 4.
  • Supports Programmable READ/WRITE Latency timings.
  • Supports Bank grouping.
  • Supports 8, 16, 32 and 64 banks per channel.
  • Supports up to 8 channels per stack.
  • Supports Extended Addressing.
  • Supports Extended Read latency and Write latency.
  • Checks for following
    • Check-points include power on, Initialization and power off rules,
    • State based rules, Active Command rules,
    • Read/Write Commands rules etc.
    • All timing violations.
  • Supports callbacks for user to get command data on bus.
  • Supports All Mode registers programming.
  • Supports DBIac write and read.
  • Supports Legacy Mode and Pseudo Channel Mode Operation (64 DQ width for Pseudo Channel Mode).
  • Supports Self-Refresh Modes.
  • Supports channel density of 1 GB to 128 GB.
  • Supports 128 DQ width + Optional ECC pin support/channel.
  • Supports ECC.
  • Supports write data mask and data strobe features.
  • Supports for power down features.
  • Supports for input clock stop and frequency change.
  • Supports for target row refresh mode.
  • Supports for temperature compensated refresh reporting.
  • Supports for IEEE standard 1500.
  • Bus-accurate timing for min, max and typical values.
  • Constantly monitors HBM2E behavior during simulation.
  • Protocol Checker fully compliant with HBM2E standard specification JESD235B,JESD235C and JESD235D.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.

Block Diagram

HBM2E Memory Model block diagram

Benefits

  • Faster testbench development and more complete verification of HBM2E designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the HBM2E testcases.
  • Complete UVM/OVM sequence library for HBM2E controller.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
HBM2E Memory Model
Vendor
SmartDV Technologies

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about HBM IP core

Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference

LLM inference is increasingly memory-bound, and HBM cost per GB now dominates system cost. Today’s HBM stacks include short on-die ECC, which tightens binning, raises price, and locks reliability policy inside the device. This paper asks a simple question: can we tolerate a much higher raw HBM bit error rate (BER) and still keep end-to-end correctness and throughput, without changing the HBM PHY or the fixed 32B transaction size?

High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4

HBM4 is the latest generation of the High Bandwidth Memory (HBM) that has become analogous to the Artificial Intelligence (AI) boom that is everywhere in today’s world. HBM is also increasingly being used in other applications like Data centers, autonomous driving systems, servers, cloud computing just to mention few domains where bandwidth and performance in a key requirement.

Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure

High-Bandwidth Memory (HBM) delivers exceptional bandwidth and energy efficiency for AI workloads, but its high cost per bit, driven in part by stringent on-die reliability requirements, poses a growing barrier to scalable deployment. This work explores a systemlevel approach to cost reduction by eliminating on-die ECC and shifting all fault management to the memory controller.

High Bandwidth Memory (HBM) Model & Verification IP Implementation - Beginner's guide

With ever increasing need for very high operating frequency of graphics (GPU) or general purpose (CPU) processors, the limited memory bandwidth forms a bottleneck to extract maximum performance out of a system. To add to this, low power consumption, form factor of the memory devices also play significant roles in optimal and efficient solutions.

Frequently asked questions about LPDDR IP

What is HBM2E Memory Model?

HBM2E Memory Model is a HBM IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this HBM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this HBM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP