The Embedded DisplayPort (eDP) 1.3 Transmitter PHY is a high-performance interface IP designed to enable the transmission of video and audio signals in embedded applications. Optimized for use in devices such as laptops, tablets, all-in-one PCs, and high-resolution displays, the eDP 1.3 Transmitter delivers exceptional video quality and power efficiency, ensuring a superior user experience for modern multimedia applications.
eDP 1.3 Transmitter PHY
Overview
Key Features
- Fully compliant to VESA Embedded DisplayPort 1.3 specifications
- Support Embedded DisplayPort RBR, HBR, and HBR2 data rate and customized data rate
- Configurable x1/x2/x4 Main-Link data lanes
- PIPE SerDes Mode interface to Embedded DisplayPort controller
- Main link transmitter supports eDP pre-emphasis feature
- Supports three PIPE data width options: 10-bit, 20-bit and 40-bit
- Built-in scrambling and ANSI 8b/10b encoding blocks
- PLL support SSC function
Technical Specifications
Short description
eDP 1.3 Transmitter PHY
Vendor
Vendor Name
Related IPs
- FTVBOTXALL010 is a V-by-One transmitter designed for applications that take ultra-low power dissipation and high data transfer rate. This IP is compliant with the V-By-One HS Standard, Ver. 1.3. It transfers the packed packet from direct the video stream
- eDP 1.4 Transmitter
- eDP TRANSMITTER IIP
- GF 0.13um BCD CAN-FD PHY IP, > 5Mbps - GlobalFoundries 130nm
- GF 0.13um BCD LIN PHY IP, >20Kbps - GlobalFoundries 130nm
- UART - Universal Asynchronous Receiver / Transmitter Core