AMBA AHB 5 Verification IP
The AMBA 5 AHB Verification IP provides an effective & efficient way to verify the components interfacing with AMBA®5 AHB bus of …
Overview
The AMBA 5 AHB Verification IP provides an effective & efficient way to verify the components interfacing with AMBA®5 AHB bus of an IP or SoC.
The AMBA 5 AHB VIP is fully compliant with standard AMBA 5 AHB specification from ARM. This VIP is a light weight VIP with easy plug-andplay interface so that there is no hit on the design cycle time.
Key features
- Compliant to AMBA®5 AHB Protocol specifications and AMBA 3 AHB-Lite Verification IP from ARM
- Support for all type of AMBA AHB devices:
- AHB5Master
- AHB5Slave
- Wide range of strict programmable protocol checks
- Bus assertion for all protocol scenarios
- Support bus endianess conversion.
- Fully compliant to inter connect matrix
- Both little & big bus endianness supported. In big endian Byte-invarient and Word-invarient also supported.
- Support for all protocol transfer types, burst transfers and transfer sizes
- All type of memories supported ,like in device memory Device-nE ,Device -E and in normal memory Non-cacheable, Write-through, Write-back type.
- Both secure and non-secure transfer are supported.
- Supports Callback in Master, Slave, Monitor and Scoreboard
- Exclusive transfer supported with exclusive monitoring component.
- Supports stable signal as well as generation of glich in between clock edge as per selected configuration mode
- Complete static and dynamic assertion protocol checks
- Supports wide variety of error injection scenarios
- Parameterized data and address widths
- Support transaction logging with detailed description of each transfer
- Support UVM_ RAL Model
- Configurable Memory.
- Provides detailed performance monitoring for all the transfers.
- Support GUI analyzer for easy debugging
Block Diagram
Benefits
- Available in native SystemVerilog (UVM/OVM/VMM) and Verilog
- Unique development methodology to ensure highest levels of quality
- Availability of various Regression Test Suites
- 24X5 customer support
- Unique and customizable licensing models
- Exhaustive set of assertions and cover points with connectivity example for all the components
- Consistency of interface, installation, operation and documentation across all our VIPs
- Provide complete solution and easy integration in IP and SoC environment
What’s Included?
- AMBA 5AHBMaster/Slave Agent
- AMBA 5AHB Bus Monitor and Scoreboard
- Test Environment & Test Suite :
- Basic and Directed Protocol Tests
- Random Tests
- Error Scenario Tests
- Assertions & Cover Point Tests
- Integration Guide, User Manual and Release Notes
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
- To create world class Verification IP Solutions
- To provide expert consultancy to ASIC & SoC Design companies
- To design SOCs from Architecture to Working Silicon
- To be the leading provider of Semiconductor IP Solutions
- To be a one-stop-shop for Design and Verification
- Customer Success
- Commitment to Quality
- Quality of Products
- Quality of Engineers
- Best in class Customer Support
- Ethics and Integrity
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
Frequently asked questions about Protocol Bridge IP cores
What is AMBA AHB 5 Verification IP?
AMBA AHB 5 Verification IP is a Protocol Bridge IP core from Truechip Solutions listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.