Provider
ChipCraft is a private fabless semiconductor manufacturer that specializes in GNSS technology. The company provides fully integrated, multi-frequency, multi-constellation GNSS receivers of high precision and reliability. The NaviSoC receiver is offered as a chip and as a module, and is dedicated to consumer, industrial and automotive markets. ChipCraft also offers custom silicon design and development services for ASIC and FPGA, as well as silicon-proven IP blocks and IP cores, for multimarket sectors. The company is headquartered in Warsaw, Poland and supports customers worldwide.
ChipCraft offers custom silicon design services for ASIC and FPGA. Our highly experienced, multi-disciplinary development team consists of system and processor architects, system micro-architects, VLSI designers, verification engineers and embedded software designers, as well as experts in communication systems, satellite navigation and signal processing. ChipCraft provides turnkey solutions based on full-flow IC design services. Our team can also deliver custom IP blocks or sub-systems, as well as augment any design team with required expertise. The Warsaw-based company has been providing effective design services and silicon-proven IP since its founding in 2016.
ChipCraft’s flagship product the NaviSoC is a GNSS receiver integrated with an application processor on a single silicon die. The NaviSoC system on a chip delivers high precision, high reliability and security with low power consumption in a small size. The flexible solution offers customization to user requirements. The product serves variety of applications, including LBS, IoT, Lane-level Navigation, UAV and Autonomous Drones, Asset tracking, Time Synchronization, Smart Agriculture, Surveying and Mapping.
Learn more about CPU IP core
For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.
The ChiPy DSL is Quadric's Python framework for building complete on-chip pipelines. Using YOLOX-M as a case study, we show how backbone inference, box decoding, and NMS run entirely on the Chimera GPNPU — no host CPU intervention, no DDR round-trips, just Python compiled to silicon.
As part of the new Arm Lumex compute subsystem (CSS) platform, the Arm C1 CPU cluster – the first built on the Armv9.3 architecture – is the next evolution of our highest performing CPU cluster for consumer devices, designed to unleash the full potential of on-device AI and elevate the user experience.
Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.
Unlock ultra-efficient performance, advanced AI processing, and robust security with the Cortex-A320—designed to power the future of IoT and edge AI innovation.
Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.
