The embedded systems hardware ‘make or buy’ dilemma
Ready-made CPU modules are making increasing sense for handling technology complexity and unpredictable market conditions.
Today’s 16 and 32-bit microcontrollers have become so complicated that growing numbers of embedded developers are questioning whether it’s worthwhile building a system from scratch or whether they’d be better off buying-in the more tricky bits ready-made. The continuing unpredictable market conditions are adding further pressures to examine what makes sense to do in-house.
One option is to just buy all the hardware off-the-shelf and concentrate on the application. Another idea is to extend the life of a design by adopting a standard platform that you can re-use for various different projects. Particularly interesting is the rise of high-density CPU modules. These are CPUs plus sub-systems that come on a tiny board or, for higher volumes, a multi chip module (MCM) that can be treated like a big chip. The advantage is that someone else has done the difficult part of the design and so you can often get away with a relatively simple PCB for the rest of the system.
Read more ....
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
- The Impact of Make vs Buy Decisions for Memory Interface Solutions
- To develop or buy a Verification IP
- Buy or Build an RTOS: Does it Matter for Medical Devices?
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs