Securing IoT Devices With ARM TrustZone
Warren Kurisu, Mentor Graphics Embedded Systems Division
EETimes (8/15/2014 05:38 PM EDT)
As we observe the world in which we live, and in particular the electronic devices that surround us, we cannot help but be amazed at how quickly technology has evolved and how this pace of evolution continues to accelerate. The functionality of connected devices is rapidly increasing, and, accordingly, the value of the information stored on these devices, or information accessible through these devices is also rapidly rising. Because these value-rich devices are often connected to a network, cybercrime and cyber security concerns are also today’s front page news.
In this discussion I will address securing devices for connected and Internet of Things (IoT) systems. We’ll also look at how virtualization can be leveraged to enable consolidation and reliability of connected devices and at how ARM TrustZone can be utilized to address categories of security threats. Throughout the supply chain spanning semiconductor vendors, software developers, and system integrators, there are three interrelated topics that are consistently discussed: (1) IoT connectivity, (2) a move to ARM-based System on Chip (SoC) architectures, and (3) security.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Securing UART communication interface in embedded IoT devices
- ARM Security Solutions and Intel Authenticated Flash -- How to integrate Intel Authenticated Flash with ARM TrustZone for maximum system protection
- Efficient C code for ARM devices
- Securing the IoT: Part 1 - Public key cryptography
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace