Power optimization can extend the battery life in your portable multimedia system
Rajendra Turakani and Krishna Kumar, Ittiam Systems
Jan 02, 2006 (5:00 AM), CommsDesign
A key measurement in a portable media player (PMP) is the time duration that it can play multimedia content from a fully charged battery (Fig. 1). With the available board area decreasing considerably and feature set increasing rapidly, designers must implement systematic power optimization strategies in both hardware and software to maximize battery life.
Saving 10 mA of current on a media player (with typical current consumption of 450 mA) while deriving power from 1800-mAh battery could increase run time by 6 min. The same figures for an audio only player (without hard disk and the full-function display replaced with a 225-mA graphic LCD) would be 22 min.
The first step in power optimization is power characterization, which helps the designer implement the strategies in an effective, methodical way (Fig. 2). For example, the hard disk uses a mechanical motor. Hence, it consumes lot of power. The latest hard disks come with many power optimization options, including different modes in which the disk can be operated, each having its own power requirement (see the table).
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Upskill Your Smart Soldiers and Conquer the ChipWar in Style!
- The pivotal role power management IP plays in chip design
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow