Platform-Based Design: What is Required for Viable SoC Design?
by Bob Altizer, Larry Cooke and Grant Martin
SoC Paradigm Change
When the Virtual Socket Interface Alliance (VSIA) began promoting IP block reuse in 1996 (or as VSIA calls it, Virtual Component (VC) reuse), state of the art chips were about 1 million gates. If each VC were 50,000 gates in size, there would be 20 blocks to integrate together. Today the state of the art is about 40 million gates and by the same measure there would be 800 blocks to integrate. But that is only a small part of the problem. Six years ago the chip was still a component in the system, but next generation chips are the system, with complex communication sub-systems, multiple processors, and their embedded software, all on a single piece of silicon.
SoC Paradigm Change
When the Virtual Socket Interface Alliance (VSIA) began promoting IP block reuse in 1996 (or as VSIA calls it, Virtual Component (VC) reuse), state of the art chips were about 1 million gates. If each VC were 50,000 gates in size, there would be 20 blocks to integrate together. Today the state of the art is about 40 million gates and by the same measure there would be 800 blocks to integrate. But that is only a small part of the problem. Six years ago the chip was still a component in the system, but next generation chips are the system, with complex communication sub-systems, multiple processors, and their embedded software, all on a single piece of silicon.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related Articles
- The SoC design: What’s next for NoCs?
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- SoC design: When is a network-on-chip (NoC) not enough?
- System-on-chip (SoC) design is all about IP management
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities