New Ethernet Adaptation Layer Adds Control Option to MIPI A-PHY Automotive Networks
By Sharmion Kerley, MIPI Director of Marketing and Membership
To satisfy the demand for both advanced safety features and better driver and passenger experiences, automakers are adding more displays, larger in size and with greater resolutions, to the digital cockpit. This trend has created a need for more in-vehicle wiring, which in turn adds cost, weight and complexity to new car designs.
This is one of the many challenges being addressed by the introduction of MIPI Automotive SerDes Solutions, or MASS for short, which offers a standardized framework for integrating cameras and displays with their associated electronic control units (ECUs) using the MIPI A-PHYSM asymmetric SerDes physical layer as its foundation.
The most recent addition to the MASS framework is MIPI PALSM/ETH v1.0, an A-PHY protocol adaptation layer (PAL) released in March 2022 that lets OEMs and Tier 1 suppliers use a single A-PHY cable for both high-speed image data and low-speed Ethernet control data between automotive display modules and their ECUs.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet
- New Developments in MIPI's High-Speed Automotive Sensor Connectivity Framework
- Common physical layer issues underlie new I/O standards
- e Verification Environment for FlexRay Advanced Automotive Networks
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace