Multimedia display development for automotive and industrial apps speeded by FPGA-plus-IP platform
By Davor Kovacec, CEO, Xylon
March 15, 2008 -- videsignline.com
With ever-shrinking time-to-market windows for multimedia applications, design tools and pre-designed IP blocks can be important elements for quickening the design process. The right development platform can help designers in the balancing act between the contradictory requirements of having a standard but still highly configurable solution.
Combining Xilinx FPGAs with the Xylon logicBRICKS IP cores library, the logiCRAFT 3 compact multimedia display development platform lets you quickly turn system designs running on this generic FPGA development platform into specialized products.
Figure 1: LogiCRAFT 3 compact multimedia display development platform
This design approach enables a large portion of design reuse through different hardware (IP cores) and software modules. You can reuse these same modules in many system designs for different applications.
March 15, 2008 -- videsignline.com
With ever-shrinking time-to-market windows for multimedia applications, design tools and pre-designed IP blocks can be important elements for quickening the design process. The right development platform can help designers in the balancing act between the contradictory requirements of having a standard but still highly configurable solution.
Combining Xilinx FPGAs with the Xylon logicBRICKS IP cores library, the logiCRAFT 3 compact multimedia display development platform lets you quickly turn system designs running on this generic FPGA development platform into specialized products.
Figure 1: LogiCRAFT 3 compact multimedia display development platform
This design approach enables a large portion of design reuse through different hardware (IP cores) and software modules. You can reuse these same modules in many system designs for different applications.
To read the full article, click here
Related Semiconductor IP
Related Articles
- MPEG Standards -> MPEG-7 tackles multimedia content
- MPEG Standards -> Metadata captures multimedia diversity
- MPEG Standards -> End user reaps benefit of wireless multimedia structure
- Streaming multimedia challenges DSP design
Latest Articles
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains
- Minimum RISC-V: Maximum FPGA Efficiency