How to reduce costs by integrating PCI interface functions into CPLDs
Expansion buses are connections that allow peripheral controllers to use system resources, such as hard disks, memory and I/O space, and audio/video hardware. The most commonly used expansion bus in today's systems, the peripheral component interconnect (PCI) bus, provides a shared data path between the CPU and peripheral controllers in computers ranging from laptops to mainframes. The PCI bus was originally developed by Intel in the early 1990s for its Pentium family processors, but it is also widely used with legacy 486 family processors as well as with more modern processors.
Today, the PCI is a standardized, highly efficient expansion bus supported by several computer platforms, including PC-compatible computers, PowerPC-based platforms, and so forth. PCI originally operated at 33 MHz using a 32-bit-wide path. Over time, several revisions were made to the PCI standard, including increasing the speed from 33 MHz to 66 MHz and doubling the width of the bus to 64-bits. A typical PCI local bus system architecture is illustrated in Fig 1.
Many of today's PCI bus interfaces are implemented using application-specific standard products (ASSPs). Nevertheless, designers still face the challenge of reducing board space, flexibility, obsolescence, and total system cost.
To read the full article, click here
Related Semiconductor IP
- TSMC 4nm 3V3 GPIO
- 1 Kbyte EEPROM IP
- 3.6 Kbit EEPROM IP
- AMBA 5 AHB Bus TFT LCD / OLED Display Controller
- AMBA AXI5 / ACE5-Lite TFT LCD / OLED Display Controller
Related Articles
- The ''nuts and bolts'' of Integrating PCI Express into your design
- Integrating a PCI Express Digital IP Core into a Gigabit Ethernet Controller
- Integrating analog video interface IP into SoCs delivers superb image quality (Part I)
- Integrating analog video interface IP into SoCs delivers superb image quality (Part II)
Latest Articles
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow
- A Heterogeneous Neural Network Accelerator for End-to-End Multitask RF Signal Recognition