How to build a better DC/DC regulator using FPGAs
Adam P. Taylor, EADS Astrium
EETimes (11/2/2011 3:07 PM EDT)
Designers traditionally build switch-mode DC/DC converters using analog components (bespoke ICs, operational amplifiers, resistors, capacitors and the like) to control the feedback loop and to generate the pulse-width modulation required for switching. When using analog components like these, you must consider a number of factors, taking tolerances, electrical stresses, aging drift, and temperature drift into account to ensure the stability of the design. Now, the availability of affordable low-powered FPGAs coupled with analog-to-digital converters allows the FPGA to replace the traditional analog approach.
DC/DC converters are designed in one of four main topologies: buck (step-down), boost (step-up), inverting (converting a positive input to a negative output), and SEPIC (single-ended primary inductor converter). SEPIC devices maintain a constant output voltage, stepping the input voltage up or down depending upon the circumstances. For this reason, they are a popular choice for battery-based applications.
To read the full article, click here
Related Semiconductor IP
- LDO regulator on SMIC 40nm, 1.13v output
- LDO regulator on SMIC 40nm, 1.42v output
- NFC Power Management Unit (1.08 – 1.32 V output voltage, 50 nA output current)
- 50mA 1.8V Voltage Regulator with Power-Good Signal on XFAB XT018
- 10mA 3.3V Low-Dropout (LDO) Regulator on XFAB XT018
Related Articles
- How to simplify switch-mode DC-DC converter design
- FPGA design from scratch
- How to turn every FPGA LVDS pair into a complete SERDES solution
- Embedded FPGA design without hard barriers using OpenBus
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow