Choosing serial interfaces for high speed ADCs in medical apps
Alison Steer, Linear Technology Corp.
11/30/2012 9:15 AM EST
In medical applications such as MRI, ultrasound, CT scanners, and digital X-ray, high channel count analog-to-digital converters (ADCs) are used to sample large arrays of data.
Serial interfaces are used to acquire the sampled data to reduce the number of pins on the ADC and FPGA, and save board space. With board real estate at a premium and FPGA pins a valuable commodity, the advantages of serial data converter interfaces over parallel are clear. Today, there are two choices of serial interfaces that are suitable for high speed data converters.
The first is a serial clock-data-frame (CDF) interface, which combines a serialized LVDS (low voltage differential signaling) data stream, as well as a differential clock to accurately collect this data and framing clock to establish data sample boundaries.
To read the full article, click here
Related Semiconductor IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- Ultra high-performance low-power ADC
- 10-bit SAR ADC - XFAB XT018
- Low-power 8-bit 80 MHz SAR ADC
Related Articles
- Integrating High Speed Serial Transceivers into an FPGA
- Multi-Gigabit SerDes: The Cornerstone of High Speed Serial Interconnects
- High Speed Serial Interconnects - What to Look for When Selecting an IP Vendor
- Verification Challenges of High Speed Interfaces
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety