EVE to Showcase ZeBu-Server During IP-SoC 2010 in Grenoble
Will Highlight Emulation Platform’s Flexible, Scalable Support, Debugging Tools for Hardware/Software Co-Verification for SoC Design
SAN JOSE, CALIF. --November 23, 2010 -- EVE, the leader in hardware/software co-verification will exhibit at IP-SoC 2010 in Booth #12 on Tuesday, November 30,-Wednesday, December 1 in Grenoble, France.
EVE will showcase its ZeBu-Server fast emulation platform and its flexible and scalable support for hardware verification, software development, and hardware/software co-verification for system-on-chip (SoC) designs. ZeBu-Server comes equipped with a wide array of tools that enables debugging at multiple levels of abstraction, supporting unbound nets and registers access and unlimited waveform dumping depth.
For information on EVE and its hardware/software co-verification platforms, visit: www.eve-team.com.
Details on IP-SoC 2010 can be found at: http://www.design-reuse.com/ipsoc2010/
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at nine of the top 10 semiconductor companies. EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators. EVE is a member of ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs. Follow EVE on Twitter at www.twitter.com/EVETEAM. Its United States headquarters are in San Jose, Calif. Telephone: (408) 457-3200. Facsimile: (408) 457-3299. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: www.eve-team.com.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Grenoble 2017
- MIPS Technologies Awarded Best IP Title at IP Conference in Grenoble
- Imagination Technologies Wins a Best IP/SoC Prize 2002
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers