Xilinx Teams With Industry Leaders to Accelerate Time-to-Market With Virtex-5 LXT FPGA Solutions for PCI Express
Growing development ecosystem provides complete FPGA-based PCI Express solutions
SAN JOSE, Calif. -- Sept. 19, 2007 -- Xilinx, Inc. , the world's leading supplier of programmable logic solutions, today announced a vast array of solutions for the PCI Express(R) protocol based on Xilinx(R) Virtex(TM)-5 LXT FPGAs. The solutions include software/driver development kits, reference designs, and IP from a growing list of companies that make up an ecosystem of independent design service and IP vendors. The solutions offer proven compatible technology providing users a jumpstart on PCI Express product development thus accelerating time-to-market. These ecosystem solutions are immediately available from CG-CoreEl systems, Jungo, and Northwest Logic. Additional companies and solutions are currently in development and scheduled to be rolled out in the months to come.
"The support from our development ecosystem is a testament to the importance of solutions for PCI Express based product development," said Anil Telikepalli, senior marketing manager at Xilinx. "Xilinx is committed to providing our customer base with complete solutions to expedite design and development of Xilinx FPGA-based applications. We achieve this through continuous innovation both inside Xilinx and by working closely with our ecosystem providers."
PCI Express Solutions for Xilinx Virtex-5 LXT FPGAs
-
CG-CoreEl Pvt. Ltd.: 1G PCI Express Gigabit Ethernet NIC reference design leveraging all available Virtex-5 FPGA embedded gigabit transceivers, Ethernet blocks and integrated Endpoint block for PCI Express. Available in September 2007, this reference design illustrates system level design fundamentals and integration, as well as the use of a TCP-IP offload engine (ToE) enabling faster packet processing.
-
Jungo Ltd.: WinDriver, world's leading device driver development kit, enables extremely fast development time of PCI Express compatible device drivers. Allows designers to develop at the application level while maintaining kernel mode performance. Jungo is offering a special 60-day, fully featured WinDriver evaluation accompanied by full and free technical support.
-
Northwest Logic: Offers a high-performance DMA design for the Xilinx(R) integrated Endpoint block for PCI Express. This solution is fully customizable, enabling customers to quickly develop high-performance PCI Express designs. Based on the Xilinx development kit for PCI Express, this solution integrates the Xilinx Endpoint block for PCI Express and Northwest Logic's full-featured DMA Design back-end driver for PCI Express. Demo application provides a complete, pre-packaged PCI Express solution. Optionally, the solution may also include Northwest Logic's high-performance DDR2/DDR SDRAM Controller and multi-port front-end.
Availability:
All above ecosystem solutions for PCI Express are available at http://www.xilinx.com/pciexpress.
About Xilinx
Xilinx, Inc. is the worldwide leader of programmable logic solutions. For more information, visit http://www.xilinx.com.
Related Semiconductor IP
- PCI Express Verification IP
- Scalable Switch Intel® FPGA IP for PCI Express
- PCI Express Gen 1/2/3/4 Phy
- PCI Express Gen 1/2/3/4 Phy
- UltraScale+ Device Integrated Block for PCI Express (PCIe)
Related News
- Mobiveil Teams With Semtech to Provide SoC Designers a Verified PCI Express(R) 3.0 Controller and PCI Express 3.0 PHY IP Solution
- Mobiveil, Inc. today announced availability of its PCI Express 5 controller IP
- Xilinx Leads Teams with EDA Leaders to Tackle Ultra High-Capacity FPGA Design Verification
- Mobiveil, Inc. and M31 Technology Announce A Compliant PCI Express PHY and Controller Solution
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms