Xilinx and NSA Deliver New Design Flow and Verfication Process for High Assurance Industry
High Performance Virtex-4 FPGAs enable single chip cryptographic solution
Vienna, VA, February 21, 2007 – At the Software Radio Summit Technical Conference, Xilinx Inc. (NASDAQ: XLNX), the world’s leading supplier of programmable solutions, today announced the results of a joint technology development project with The National Security Agency (NSA) consistent with the Department of Defense’s (DoD) Crypto Modernization initiatives. Enabled by Xilinx Virtex™-4 FPGAs, the new design flow and verification process provides the industry’s first FPGA-based single chip cryptographic solution. Xilinx will be demonstrating the design and verification flow at the Software Radio Summit Technical Conference today in the Sheraton Premiere Hotel at Tyson's Corner.
The jointly developed solution is based on NSA requirements for high-grade cryptographic processing and required an exhaustive analysis to evaluate the security of the Virtex-4 family of FPGAs, and their ability to allow independent functions on a single chip.
“This new technology allows the information assurance industry to maximize the advantages of programmable logic to obtain a true COTS solution to what has historically been a custom process,” said Eric Sivertson, general manager for Aerospace and Defense at Xilinx.
About Xilinx Virtex-4 Platform FPGAs
With more than 100 technical innovations, the Virtex-4 family of domain optimized FPGAs consists of 17 devices and three domain-optimized platforms: Virtex-4 LX FPGAs for logic-intensive designs, Virtex-4 SX FPGAs for high-performance signal processing, and Virtex-4 FX FPGAs for high-speed serial connectivity and embedded processing. Devices are shipping now. For more information on the Virtex-4 product family, visit www.xilinx.com/virtex4.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options