TSMC Capex to Exceed $10B in FinFET Ramp-Up
Alan Patterson, EETimes
10/16/2014 09:30 AM EDT
“Progress is much better than our original plan,” TSMC co-CEO C.C. Wei said at an investor conference to announce the company’s third-quarter 2014 earnings. “Sixteen-nanometer has achieved the best technology and maturity compared to all TSMC’s previous nodes.”
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Samsung Electronics on Track for 10nm FinFET Process Technology Production Ramp-up
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Silicon Logic Engineering Launches ASICBlaster Chip Design Services Solution to Facilitate Semiconductor Industry Ramp-Up
- Monterey Design And Artisan Components To Deliver Integrated Solution To Help Reduce Ramp-Up Time For Advanced Processes
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer