TSMC Details Silicon Road Map
FinFETs will fly from 16nm to 7nm
Rick Merritt, EETimes
3/16/2016 06:30 AM EDT
SAN JOSE, Calif.—Taiwan Semiconductor Manufacturing Co. Ltd. is ramping its 16nm process and making progress on plans to roll out 10 and 7nm nodes over the next two years. The news injected optimism in a crowd of about 1,500 attendees at a Silicon Valley event here where the world’s largest independent chip foundry shared its long-sought success with FinFETs and the great unknown beyond.
Some observers were underwhelmed, claiming TSMC’s road map to 7nm will only bring it in line with the 14nm process in which Intel is currently ramping its Skylake CPUs.
Indeed, even TSMC executives noted its 10 and 7nm nodes will have minimum feature sizes of about 20 and 14nm, respectively. And they all use the same fundamental FinFET transistor structures Intel pioneered at 22nm and 14nm. However, they also reported significant progress on research on post-FinFET devices.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- SIA road map defines performance-SoC challenges
- TSMC Adds High-K Metal Gate Low Power Process to 28nm Road Map
- Nvidia's road map drives graphics, ARM into enterprise
- ARM Gives Peek at Road Map
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology