Toshiba adds ARM processor core to speed Java execution in mobile devices
Toshiba adds ARM processor core to speed Java execution in mobile devices
By Semiconductor Business News
January 30, 2002 (7:47 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020130S0008
TOKYO -- Toshiba Corp. today announced it has expanded the licensing of RISC design cores from U.K.-based ARM Ltd. with the addition of the ARM926EJ-S processor, which has been optimized for wireless applications such as mobile phones and personal digital assistants (PDAs). The licensed RISC core contains ARM's Jazelle technology, which accelerates Java execution by up to eight times compared to mobile systems using software-only execution of programs, according to ARM. The processor core is also capable of running other platform operation systems, such as Linux, Palm OS, Windows CE, and Symbian OS in mobile applications, said the Cambridge, England-based company. Terms of the RISC licensing agreement were not released. Toshiba has been an ARM licensee since 1999. "Mobile products are evolving to embrace such functions as image transmission that requires de facto standard Java technology-based middleware," noted Shigeru Komatsu, genera l manager of the Telecom and Network Division at Toshiba Semiconductor Co. in Japan. "This license will allow us to easily offer a Java technology-based SoC solution to our customers."
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Toshiba Introduces Super Speed USB 3.0-Compliant USB Flash Memory
- TOSHIBA Develops High Speed NANO FLASH-100 Flash Memory for ARM Core Based Microcontrollers
- Mobile Semiconductor's Enhanced Memory Compilers Dramatically Improve Power On Edge AI Devices
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers