Tool generates VHDL, Verilog testbenches
Tool generates VHDL, Verilog testbenches
By Richard Goering, EE Times
March 30, 2000 (2:40 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000330S0020
PLANTATION, Fla. Visual Software Solutions has introduced HDL Bencher, a low-cost testbench generation tool that promises to turn out VHDL or Verilog testbenches without knowledge of HDL or scripting. The tool begins by scanning VHDL or Verilog code for entity declarations. When a user selects timing parameters for synthesis tools, the tool produces a proprietary WaveTable template that combines visual waveform information with table-based data entry. The user then describes the stimulus and expected results using a built-in pattern generator and the WaveTable spreadsheet interface. The tool exports a simulation-ready testbench, including all library declarations, stimulus and check statements, and error-reporting routines. When the underlying HDL design is changed, the tool reimports the design and updates the waveform and testbench. The product creates dynamic testbenches that are automatically updated. HDL Bencher for PC platfo rms costs $1,695. A limited version can be downloaded for free from the Web.
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- DualSoft announces Industry's First Automatic Document Generation Utility for Verilog and VHDL Designs
- Synopsys speeds Verilog, VHDL simulation
- Electronic Design Technology e.K. signed an agreement to distribute Digital Core Design's VHDL and Verilog high quality synthesizable IP cores in Germany, Austria, Switzerland and Italy
- Free Model Foundry Announces Availability of VHDL and Verilog Models for Spansion's MirrorBit(R) ORNAND(TM) Solutions
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA