The Art of Predictability : How Axiomise is Making Formal Verification Mainstream
By Amelia Dalton, EEJournal (March 25, 2022)
In this week’s Fish Fry podcast, Ashish Darbari (Founder and CEO at Axiomise) joins me to chat about the past, present and future of formal verification. Ashish and I explore the three pillars of formal verification, how the perception of formal verification as changed over the years, and why we are seeing the increased adoption of formal verification today. Also this week, I delve into the details of a new immune-system-on-a-chip developed by the Wyss Institute at Harvard University.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- Akeana Partners with Axiomise for Formal Verification of Its Cores
- Meet Axiomise's Ashish Darbari at DAC to Learn about Benefits of Formal Verification
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Axiomise Showcases Value of Formal Verification at DVCon Japan and DVCon India
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release