Tarek Established Japan Distribution Channel with Applistar
- Tarek Verification Systems (Tarek) has signed a reseller agreement with the Applistar Corporation (Applistar) for distributing PCIE-VR, a highly automated PCI Express verification IP, to its customers in Japan.
PCIE-VR supports all the PCI Express standards, 1.0a, 1.1, and the coming Gen2. All PCIE designs, such as root complex, switches, end points, and bridges, are supported at both Register-Transfer Level (RTL) and Electronic System Level (ESL). To integrate a PCIE design, PCIE-VR uses standard interfaces, such as serial, PIPE, 8/10b, and parallel. A compliance test suite that implements the PCIE compliance checklist from PCI-SIG is also included.
Tarek's PCIE-VR not only fully models and monitors PCI Express functionality, timing, and protocols but also generates realistic sophisticated concurrent-test scenarios automatically in all the three layers. For the transaction layer verification, PCIE-VR features a multi-threaded traffic generator that greatly simplifies the verification of concurrent access to the designs. For the data link and physical layers, PCIE-VR features powerful randomized state transition loop mechanisms that exhaustively verify the flow control protocol, DLCMSM, and LTSSM.
About Tarek
Tarek Verification Systems was founded in 2004. It researches and develops test case automation solutions and highly automated verification IPs for repeatable on-time first-silicon success and significantly shorter time to market. Tarek\'s innovative technology enables verification engineers as well as designers to create quality and sophisticated tests automatically. For more information, please visit www.tarek.com.
About Applistar
Applistar Corporation was founded in 2001 by industry veterans in ASIC design and EDA field. Applistar provides ASIC design solutions in Japan. For more information, please visit www.applistar.com.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- eASIC and INNOTECH Form Strategic Partnership for Distribution of Programmable ASIC Products in Japan
- Tarek Established Distributor Channel with DSM Silicon Solutions
- Distribution vets use their Insight to form IP company
- Japan consortium develops IP distribution system
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers