Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
Synopsys.ai Full Stack AI-Driven EDA Suite with CPU-specific Optimizations Delivers Unparalleled PPA with Highest Frequency and 10% Lower Power for Industry's Latest Mobile CPU with Generative AI Capabilities
SUNNYVALE, Calif., May 2, 2024 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that Samsung Electronics has achieved successful production tapeout for its high-performance mobile SoC design, including flagship CPUs and GPUs, with 300MHz higher performance using Synopsys.ai™ full stack AI-driven EDA suite and a broad portfolio of Synopsys IP on Samsung Foundry's latest Gate-All-Around (GAA) process technologies. This significant achievement underscores the close collaboration between Synopsys and Samsung to deliver exceptional performance, power and area (PPA) for mutual customers, enabling a new generation of chips with generative artificial intelligence (AI) capabilities on Samsung Foundry advanced process nodes.
"Our longstanding collaboration has delivered leading-edge SoC designs. This is a remarkable milestone to successfully achieve the highest performance, power and area on the most advanced mobile CPU cores and SoC designs in collaboration with Synopsys," said Kijoon Hong, vice president of SLSI at Samsung Electronics. "Not only have we demonstrated that AI-driven solutions can help us achieve PPA targets for even the most advanced GAA process technologies, but through our partnership we have established an ultra-high-productivity design system that is consistently delivering impressive results."
"The relentless demand for ever-better PPA and energy efficiency in high-performance mobile chips is driving the need for high-performance core-specific EDA optimization across the full stack," said Shankar Krishnamoorthy, General Manager of the EDA Group at Synopsys. "Our extensive set of PPA-boosting capabilities targeted for CPUs and GPUs across the Synopsys AI-driven EDA suite and IP portfolio enables our mutual customers to successfully design chips with the highest quality-of-results for the most advanced Samsung GAA processes."
To achieve the stringent performance and low-power requirements for Samsung's mobile SoC design, Samsung used Synopsys' award-winning Synopsys.ai EDA suite, utilizing Synopsys Fusion Compiler™ RTL-to-GDSII solution for superior PPA paired with Synopsys DSO.ai™ to further optimize design targets and maximize quality of results. High-performance core-specific techniques such as design partitioning optimization, multi-source clock tree synthesis (MSCTS), advanced wire optimization to minimize crosstalk and virtual-flat hierarchical solution in the Synopsys Fusion Compiler solution enabled Samsung to achieve 300MHz higher performance than alternative approaches and achieve 10% lower dynamic power, all while saving Samsung weeks of manual design effort.
About Synopsys
Catalyzing the era of pervasive intelligence, Synopsys, Inc. (Nasdaq: SNPS) delivers trusted and comprehensive silicon to systems design solutions, from electronic design automation to silicon IP and system verification and validation. We partner closely with semiconductor and systems customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. Learn more at www.synopsys.com.
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related News
- CEVA Joins Samsung SAFE™ Foundry Program to Accelerate Chip Design for the Mobile, Consumer, Automotive, Wireless Infrastructure and IoT Markets
- Samsung Electronics Collaborates With Arm on Optimized Next Gen Cortex-X CPU Using Samsung Foundry's Latest GAA Process Technology
- Synopsys Achieves Certification of its AI-driven Digital and Analog Flows and IP on Samsung Advanced SF2 GAA Process
- ADTechnology Partners with Arm, Samsung Foundry, and Rebellions on AI CPU Chiplet Platform
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles