SoCVerify Kit by HDL Design House - HDL Design House announces its Verification IP (VIP) library
February 19, 2008 -- SoCVerify Kit is a library of HDL Design House Verification IP (VIP) with unified organization, implementation and supported verification methodologies. SoCVerify Kit is a single verification solution for SoC projects that allows verification managers to select necessary VIP from one vendor assuring that unified and advanced verification methodologies are used in all segments of SoC projects. HDL DH SocVerify Kit provides verification engineers and managers with a broad portfolio of VIP allowing easy verification of today's SoC. With large investments in development, verification, maintenance and support for this library, HDL DH provides its customers with complete verification solutions.
SoCVerify Kit covers a large number of standards and protocols such as I2C, HyperTransport, Serial Rapid IO, SATA, SAS, LPC, PCI, PCI-X, SPI4, SMBUS, PMBUS and each VIP constituting SoCVerify Kit library supports a wide set of verification methodologies such as: eRM, UVC, OVM. HDL Design House provides to the market a multi-language verification environment and a smooth transition to advanced verification methodologies.
The purpose of SoCVerify Kit is to provide HDL Design House customers with one unified solution for SoC verification problems. Large number of supported protocols and standards by VIP in SoCVerify Kit solve typical verification problems in today's SoC, and HDL Design House plans to include even more protocols and standards for its SoCVerify Kit VIP. Therefore, SoCVerify Kit users can count on constant improvements and enlargements of SoCVerify Kit library that will meet the requirements of each unique SoC project.
As continuous improvements and enlargement of SoCVerify Kit, HDL Design House has developed its first OVM ready VIP, the I2C OVM UVC (HDH 3000), one of HDL Design House's most popular VIP. OVM support is provided through SystemVerilog Application Protocol Interface (SV API) enabling the use of HDH 3000 within mixed language environment.
HDL Design House's SoCVerify Kit offers a broad range of VIP based on Cadence Design Verification methodologies and tools. Being longtime Cadence Verification Alliance member, HDL Design House has announced an offer for eligible users to evaluate, use and verify the quality of HDL DH UVCs from SoCVerify Kit in real SoC projects before purchase, completely free of charge. This special offer is called Extended Evaluation Program and it includes 3 month licenses for their popular UVCs along with support, with a possibility to extend the period under certain terms and conditions.
Apart from the wide range of SoCVerify Kit, HDL Design House also renders design and verification services and provides support from experienced team of engineers. More information: http://www.hdl-dh.com/evercomp.html
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Cadence Accelerates Hyperscale SoC Design with Industry's First Verification IP and System VIP for CXL 3.0
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- ChipAgents Helps eMemory Cut NVM IP Functional-Model Verification Effort by 80%
- Neurxcore leverages Aedvices VIPs for the verification of its neural processors
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools