Silvaco CTO, Babak Taheri, to Present at IP-SoC Santa Clara, April 9
Santa Clara, CA - April 3, 2019
WHO:
Babak Taheri, CTO and EVP of Products, Silvaco, Inc.
WHEN:
Tuesday April 9, 2019 from 2:00 PM to 2:20 PM
WHERE:
Hyatt Regency Santa Clara
5101 Great America Pkwy, Santa Clara, CA 95054
WHAT:
"Next Generation of SoC Design flow ‐ From Atoms to System Solutions "
IP-SoC Santa Clara 2019 is the unique one day working conference fully dedicated to Silicon Intellectual Property (SIP) and IP-based Electronic Systems.
The event is the annual meeting in the Valley for IP providers and IP consumers to share information about Technology trends, Innovative IP/SoC products, Breaking IP/SoC News, IP/SoC Market evolution and more.
To register and attend the event click: REGISTER for IP-SoC Santa Clara
About Silvaco, Inc.
Silvaco Inc. is a leading EDA tools and semiconductor IP provider used for process and device development for advanced semiconductors, power IC, display and memory design. For over 30 years, Silvaco has enabled its customers to develop next generation semiconductor products in the shortest time with reduced cost. We are a technology company outpacing the EDA industry by delivering innovative smart silicon solutions to meet the world’s ever-growing demand for mobile intelligent computing. The company is headquartered in Santa Clara, California and has a global presence with offices located in North America, Europe, Japan and Asia.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Arasan Chip Systems to deliver a keynote at Design & Reuse's IP-SoC Day seminar in Santa Clara
- Open-Silicon to Present on Design-Lite at IP-SOC Days Event in Santa Clara
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Santa Clara 2018
- Silvaco Announces Relocation of Headquarters within Santa Clara
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers