Samsung licenses SafeNet's encryption technology for ASICs, SoC designs
Samsung licenses SafeNet's encryption technology for ASICs, SoC designs
By Semiconductor Business News
September 5, 2001 (8:58 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010905S0017
BALTIMORE, Md.---SafeNet Inc. here announced a licensing agreement with Samsung Semiconductor Inc., which will use the company's embedded encryption cores and technology in integrated circuit designs to serve business communications applications. Samsung Semiconductor's Cubic Solutions Division plans to integrate SafeNet's EmbeddedIP intellectual property in custom ASICs, system-on-chip products, RISC-based ICs and other products, including smart card devices. The U.S. division of the South Korean chip company said it will used the IP cores to target system applications in virtual private networks (VPNs), network infrastructure, broadband security, and wireless devices. SafeNet uses its SecureIP technology to offer security implementations of networks over the Internet and other shared networks for private communications. With the technology, Samsung can offer network device manufacturers "both faster secure data transmission and hardware s ecurity options," said Noel Park, senior vice president of Cubic Solutions. Samsung's Cubic Solutions Division in San Jose is focused on development of large-scale integrated circuits and products for networking, wireless, personal digital assistants (PDA), digital TV, set top box, storage and display applications for the U.S. market. Terms of the licensing pact were not released.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Synopsys and Samsung Foundry Enable 3nm Process Technology for Power- and Performance-Demanding Mobile, HPC and AI Designs
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- Cadence Signoff Solutions Empower Samsung Foundry's Breakthrough Success on 5G Networking SoC Design
- Weebit Nano and Efabless collaborate to enable easy, affordable prototyping of innovative SoC designs
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers