Agnisys IncEDA startup announces innovative tool for register management of IP and SoCs
May 1st 2009 -- Agnisys Inc, a startup dedicated to automating SoC Design and Verification methodology, today announced the release of IDesignSpecTM(IDS), a new tool for Register Management and Automation for hardware designs. IDS decreases the time and effort to specify hardware registers and automates the generation of data required by RTL design, verification, diagnostic, software and lab debug. This reduces development cost while improving quality and time to market. IDS is targeted at companies developing IPs, SoCs, ASICs and FPGAs.
IDesignSpecTM brings an innovative approach to capturing hardware control and status registers. Architects and Engineers embed the hierarchical register information within the specification document itself. The tool facilitates the capture of the register descriptions, performs checks and automatically extracts information producing high quality synthesizable RTL code, C/C++ header files, code for OVM and VMM testbenches and various other industry standard formats such as IP-XACT, SystemRDL, XML, PDF, and HTML along with customized outputs for various hardware Busses.
The auto-address calculation and immediate error feedback in the document itself are unique features that enhance the user’s experience and ensure correct-by-construction designs. The simple editor interface allows complete freedom of expression enabling users to embed graphics and text formats that are typical of functional specifications.
Earlier this year IDesignSpecTM won the 2nd prize in new EDA software contest held at the 22nd International conference on VLSI design and embedded systems.
“IDesignSpec is extremely easy to install and use. It’s the only tool that enables users to enter both, the specification and the register information in a single ‘live’ document. This eliminates the need for a separate register management tool.” says Anupam Bakshi, President and Founder at Agnisys, Inc. “The savings are enormous right out of the box”.
IDesignSpecTM is based on open technologies and standards. User’s data is stored in an Open XML vendor neutral format. It runs on Microsoft Window 2000/XP/Vista, Linux, Solaris and most Unix machines.
IDesignSpecTM is available for limited time evaluations at: http://www.idesignspec.com.
For qualified non-profits, Agnisys is making the tool available for free.
IDesignSpecTM brings an innovative approach to capturing hardware control and status registers. Architects and Engineers embed the hierarchical register information within the specification document itself. The tool facilitates the capture of the register descriptions, performs checks and automatically extracts information producing high quality synthesizable RTL code, C/C++ header files, code for OVM and VMM testbenches and various other industry standard formats such as IP-XACT, SystemRDL, XML, PDF, and HTML along with customized outputs for various hardware Busses.
The auto-address calculation and immediate error feedback in the document itself are unique features that enhance the user’s experience and ensure correct-by-construction designs. The simple editor interface allows complete freedom of expression enabling users to embed graphics and text formats that are typical of functional specifications.
Earlier this year IDesignSpecTM won the 2nd prize in new EDA software contest held at the 22nd International conference on VLSI design and embedded systems.
“IDesignSpec is extremely easy to install and use. It’s the only tool that enables users to enter both, the specification and the register information in a single ‘live’ document. This eliminates the need for a separate register management tool.” says Anupam Bakshi, President and Founder at Agnisys, Inc. “The savings are enormous right out of the box”.
IDesignSpecTM is based on open technologies and standards. User’s data is stored in an Open XML vendor neutral format. It runs on Microsoft Window 2000/XP/Vista, Linux, Solaris and most Unix machines.
IDesignSpecTM is available for limited time evaluations at: http://www.idesignspec.com.
For qualified non-profits, Agnisys is making the tool available for free.
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related News
- EagleChip Selects CAST TSN IP Core to Enhance Advanced Intelligent Control SoC
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
Latest News
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA
- Altera Introduces Next-Generation Agilex 9 Direct RF-Series SoC FPGA to Power the Future of High-Performance RF Systems