Qualcomm Vets Join Blockchain RISC-V Chip Developer
Nitin Dahad, EETimes
8/1/2018 00:01 AM EDT
The Skynet project, launched by the OpenSingularity Foundation, envisions a network of intelligent machines (as in the movie “Terminator”), utilizing blockchain, IoT, and AI to create secure trusted networks of devices that can intelligently communicate with each other autonomously and on a large scale. The organization says that this will enable billions of interconnected identifiable IoT devices to participate effortlessly in a global machine-to-machine (M2M) economy powered by self-organizing AI networks with data integrity facilitated by blockchains, which provide solutions for device identity, secure decentralized micro-payments, and trusted communication.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- Minima qualifies to join Arm Flexible Access Program to bring the Minima Chip to Life
- Quintauris and TASKING Partner to Join Forces to Power RISC-V in Automotive
- Quantum eMotion and Jmem Technology Join Forces to Deliver the First-Ever Full-Stack Quantum-Resilient Security Chip
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology