Perceptia Completes Silicon Characterisation of pPLL03 for GF 22FDX – Report Now Available
Sydney, Australia – August 14, 2025 – Perceptia Devices is pleased to announce that silicon characterisation of its low-jitter phase-locked loop IP for performance computing applications, the pPLL03, has been successfully completed on GlobalFoundries 22FDX process technology. The full characterisation report is now available to qualified customers.
The pPLL03 is a compact, fractional-N PLL IP designed for minimal jitter and robust performance across PVT corners. Silicon measurements confirm key performance metrics including:
- Maximum output frequency: Up to 4 GHz
- Peak period jitter < 6.5ps (2.7% of an output clock cycle)
- Fractional multiplication of the input clock (12 bit resolution)
- Fast lock time (400 reference clock cycles)
- Fractional output division for rapid frequency change with glitch-less transition and 6 bit fractional resolution suitable for dynamic frequency scaling
- Low area and power to support applications with individual PLLs supporting many clock domains
- Robust behaviour across process, voltage, and temperature extremes
Measured results for pPLL03 aligned closely with simulation, confirming the maturity and reliability of the IP for integration into high-performance digital, mixed-signal, and RF SoCs. The PLL is optimised for high-performance computing, AI acceleration and timing-critical logic domains.
“Our goal with pPLL03 was to deliver best-in-class jitter performance with integration flexibility in advanced nodes like GlobalFoundries 22FDX,” said Julian Jenkins, CTO at Perceptia. “The silicon data validates our design and methodology, and the IP is production-ready.”
The characterisation report includes detailed silicon data, including phase noise plots, jitter histograms, PVT sweeps, and power analysis, and is available upon request.
About pPLL03
Perceptia’s DeepSub™ pPLL03F is a low-jitter clocking PLL. This PLL is part of Perceptia's second generation digital PLLs, providing low-power fractional-N (and integer-N) operation. It delivers output clock frequencies up to 4GHz and is available in GlobalFoundries 22FDX processes, amongst others. pPLL03F can be used as an integer-N PLL or as a fractional-N PLL. The fractional-N mode provides a high flexibility to choose the best combination of input and output clock frequencies at the system level.
About Perceptia Devices
Perceptia Devices is an IP and design services provider, based in Sydney, Australia. It is focused on high-speed and ultra-low-power mixed-signal semiconductor designs. With a focus on precision timing and robust integration, Perceptia supports customers across a wide range of applications including wireless communications, AI/ML, data converters, and mixed-signal SoCs.
For more information or to request the characterisation report, please contact:
Related Semiconductor IP
- All Digital Fractional-N PLL for Performance Computing in GlobalFoundries 22FDX
- Frac-N PLL on Samsung 8nm LN08LPP
- Frac-N PLL on Samsung 4nm LN04LPP
- Frac-N PLL on Samsung 28nm LN28FDS
- Low Power Frac-N PLL on GLOBALFOUNDRIES 40LP
Related News
- CoreHW Announces mmWave GF 22FDX PLL IP
- Preliminary Characterisation Report for Perceptia’s pPLL08W in GF 22FDX Now Available
- Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles