PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
By Allyson Klein, TechArena (November 21, 2024)
In this podcast, PCI-SIG President Al Yanes explores PCI-SIG's journey to PCIe 7.0, advancements in copper and optical specs, and their pivotal role in HPC and AI.
To read the full article, click here
Related Semiconductor IP
- PCIe 7.0 Controller with AXI
- PHY for PCIe 7.0 and CXL
- PCIe 7.0 PHY in TSMC (N5, N3P)
- PCIe 7.0 Switch with with Time Division Multiplexing
- PCIe 7.0 Retimer Controller with CXL Support
Related News
- Alphawave Semi at the Forefront of PCIe® 7.0 Specification: Showcasing Next-Gen Chiplet Interoperability and Optical PCIe Technology at PCI-SIG® Developers Conference 2025
- PLDA Achieves PCI Express 4.0 Compliance for its XpressRICH PCIe Controller IP During the First Official PCI-SIG PCIe 4.0 Compliance Workshop
- PCI-SIG Releases PCIe 6.0 Specification Delivering Record Performance to Power Big Data Applications
- PCI-SIG® Announces PCI Express® 7.0 Specification to Reach 128 GT/s
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026