PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
By Allyson Klein, TechArena (November 21, 2024)
In this podcast, PCI-SIG President Al Yanes explores PCI-SIG's journey to PCIe 7.0, advancements in copper and optical specs, and their pivotal role in HPC and AI.
To read the full article, click here
Related Semiconductor IP
- PCIe 7.0 Controller with AXI
- PHY for PCIe 7.0 and CXL
- PCIe 7.0 PHY, TSMC N5 x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY, TSMC N3P x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY, TSMC N2P x4, North/South (vertical) poly orientation
Related News
- Alphawave Semi at the Forefront of PCIe® 7.0 Specification: Showcasing Next-Gen Chiplet Interoperability and Optical PCIe Technology at PCI-SIG® Developers Conference 2025
- PLDA Achieves PCI Express 4.0 Compliance for its XpressRICH PCIe Controller IP During the First Official PCI-SIG PCIe 4.0 Compliance Workshop
- PCI-SIG Releases PCIe 6.0 Specification Delivering Record Performance to Power Big Data Applications
- PCI-SIG® Announces PCI Express® 7.0 Specification to Reach 128 GT/s
Latest News
- Panmnesia Unveils Next-Stage CXL Switch and Controller at ISCA 2026
- Akeana Collaborates with Samsung Electronics, fast-tracking RISC-V Customers, Ecosystem for Server and Agentic AI Silicon
- Arteris Technology Licensed by SiEngine for Next – Generation Automotive SoCs
- Innatera and Akeana collaborate to advance energy-efficient RISC-V compute for edge AI
- SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP