Cadence Introduces the EDA Industry's First Verification Solution for PCI Express 3.0
New OVM-Based Verification IP Will Help Early Adopters of PCIe 3.0 Beat Quality and Time-to-Market Goals
SAN JOSE, CA -- October 1, 2009 -- Cadence Design Systems, Inc., the leader in global electronic design innovation, today announced it has developed Open Verification Methodology (OVM)-based verification IP (VIP) to assist developers working with the emerging PCI Express Base Specification 3.0 (PCIe 3.0) interconnect protocol, which is currently under development within the PCI-SIG at a preliminary revision 0.5. The new Cadence Incisive® VIP features the Cadence Compliance Management System, a metric-driven verification solution that uniquely automates protocol compliance verification and can help early PCIe 3.0 adopters meet quality and time-to-market goals.
"The PCI-SIG PCIe 3.0 specification doubles the interconnect performance bandwidth of the ubiquitous and general-purpose PCI Express I/O standard," said Al Yanes, PCI-SIG president and chairman. "Cadence's continued support will expedite the industry adoption of this new technology."
"The delivery of this new verification IP underscores Cadence's commitment to providing valuable verification assistance to developers working with emerging protocols," said Michal Siwinski, group director of Front End Marketing at Cadence. "As one of the most advanced offerings in our VIP catalog, the PCIe 3.0 module provides advanced verification technology for developers working with the latest protocols, shortening development time, increasing team productivity, and reducing overall project costs."
The Cadence Incisive Verification IP Portfolio supports more than 30 industry standards and has been available since Q3 2008. The new VIP for PCIe 3.0 is available now for early adoptors, and is expected to be released in Q1 2010.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- PCI Express Verification IP
- Scalable Switch Intel® FPGA IP for PCI Express
- PCI Express Gen 1/2/3/4 Phy
- PCI Express Gen 1/2/3/4 Phy
- UltraScale+ Device Integrated Block for PCI Express (PCIe)
Related News
- Mobiveil, Inc. and M31 Technology Announce A Compliant PCI Express PHY and Controller Solution
- Truechip announces first customer shipment of PCI Express Gen3 Comprehensive Verification IP (CVIP)
- Mobiveil Teams With Semtech to Provide SoC Designers a Verified PCI Express(R) 3.0 Controller and PCI Express 3.0 PHY IP Solution
- Cadence Achieves First PCI Express 2.0 and PCI Express 3.0 Compliance for TSMC 16nm FinFET Plus Process
Latest News
- SEALSQ and GlobalFoundries Partner to Accelerate Post-Quantum Cryptography and Quantum Computing Technologies
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- SambaNova Completes First Close of $1B Financing at $11B Valuation
- TAKUMI starts licensing new Warping IPs “TW270” and “TW290”
- Quintauris Announces Planned Leadership Transition