P.A. Semi Signs Power Architecture License
P.A. Semi Creates PWRficientTM Processor - A Low-Power, High-Performance, 64-bit Scalable Multicore Processor Based on Power ArchitectureTM
Fall Processor Forum – San Jose, Calif. – Oct. 24, 2005 – P.A. Semi, a Silicon Valley startup developing the high-performance, low-power-consumption, PWRficientTM processor for high-performance computing and embedded applications, today announced that it has secured a Power ArchitectureTM license from IBM. Under the agreement, P.A. Semi has licensed the rights to design, manufacture, and sell processors that fully comply with current and future versions of the Power Architecture for the development of its PWRficient processor family—a low-power, high-performance 64-bit scalable processor—also announced today.
"We chose to develop our PWRficient processor on the Power Architecture because of its scalability, high-performance capabilities, and robust community of developers," said P.A. Semi cofounder, president, and CEO Dan Dobberpuhl. "As a founding member of Power.org, our plan is to foster an evolving partnership with IBM and the Power community that will drive innovation now and well into the future."
"The high-performance, low-power PWRficient processor designed by P.A. Semi further underscores the scalability and flexibility of Power Architecture technology," said Tom Reeves, vice president, Semiconductor Products for IBM Systems & Technology. "Helping to facilitate this type of innovation by P.A. Semi in Power Architecture is exactly why we created Power.org. We'll continue to work closely with P.A. Semi and other stakeholders within Power.org to inspire future advancements that extend Power Architecture processor technologies."
The first P.A. Semi PWRficient processor, a dual-core, high-performance, low-power chip, which is based on the latest version of the Power Architecture, delivers up to a tenfold increase in performance-per-watt numbers over other chips. P. A. Semi will work closely with IBM to integrate Power Architecture improvements into future versions of its PWRficient processor. This will help ensure that the enormous software ecosystem will easily migrate to the P. A. Semi PWRficient processor family.
More information on P.A. Semi, its founders, the P.A. Semi PWRficient processor family, and its partners appears on the P.A. Semi website at www.pasemi.com.
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- SEMI to License Server Certification Protocol to Help Combat Software Piracy
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- aiMotive Signs License Agreement with Socionext for aiWare NPU IP to Power Next-Gen ADAS SoC
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options