MoSys SRAM sports symmetric pipeline
MoSys SRAM sports symmetric pipeline
By Jeanne Graham, EBN
October 4, 2001 (11:19 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011004S0042
Locked in a race for a share of the communications components market, MoSys Inc. has developed a 36Mbit SRAM targeted at high-end data, telecommunications, and DSP applications. The symmetric pipeline-burst SRAM operates at speeds of up to 200MHz, with a sub-3ns clock-to-data access time. Featuring a 1.8V memory core and either a 1.8 or 2.5V I/O, the MC8051M36 offers designers the best possible combination of system space and power, said Andre Hassan, vice president and general manager of memory products at MoSys, Sunnyvale, Calif. “Unlike cache applications, where the read-and-write pipelines are optimized for the processor itself, communications applications prefer to be buffer-optimized,” Hassan said. “The real unique thing about the symmetric pipeline is that read-and-write have the identical timing. This is a primary requirement in communications systems.” Communications applications tend to process bursts of information, “so a quick t urnaround becomes a lot more critical in a communications environment,” said Bob Merritt, an analyst at Semico Research Corp. based in Redwood City, Calif. SRAM makers for the past several years have been pursuing communications applications by developing high-speed parts capable of full bus utilization, Merritt said. Integrated Device Technology Inc., Santa Clara, Calif., for example, developed its Zero Bus Turnaround SRAM line, while San Jose-based Cypress Semiconductor Corp. has a version called No Bus Latency. The competition to determine the next dominant SRAM is intensifying as worldwide SRAM shipments are expected to drop 25% this year, to $4.9 billion, vs. $6.5 billion in 2000, Merritt said. Revenue will continue to decline to $3.6 billion in 2005, according to Semico. MoSys is sampling the MC8051M36 packaged in a standard 100-pin LQFP. Production quantities will be available in November. Pricing will vary depending on the device's speed. A 133MHz chip is $100.10 in 1,000-piece quantitie s.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- MoSys Announces Optimized P4 Pipeline Support for Stellar Packet Classification Platform IP for FPGAs
- MoSys adds soft-error protection, correction to 1-transistor SRAM for 'free'
- UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
- Embedded SRAM test and repair moves on-chip
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers