MorethanIP releases the first combined 10GBase-R/W Core for 10 Gigabit Ethernet LAN and WAN PHY applications for FPGA
Karlsfeld August 14, 2003 - MorethanIP completes its 10G Ethernet offering, releasing the first combined 10GBase-R/W Core for 10 Gigabit Ethernet LAN and WAN PHY applications for FPGA. The 10GBase-R/W PHY combines the MorethanIP proven 10 Gigabit PCS (Physical Coding Sub-Layer) Core with Altera's OC-192 SONET Megacore in a single integrated solution for Altera Stratix devices and lower cost Hardcopy masked solutions.
Related Semiconductor IP
- Time-Sensitive Networking (TSN) End Point DO-254 IP Core
- TSMC 22nm 1.0V, 1.2V & 1.8V GPIO
- AES-GMAC IP core
- PCM/FM Demodulator
- EXD-8-256 GPU
Related News
- Introducing a Versatile 1G Ethernet PHY IP Core with BroadR-Reach™ Technology for Automotive and Industrial Applications
- Intel Agilex I-Series FPGA: REFLEX CES launches a brand new board with 400 Gigabit Ethernet capability
- 1G Ethernet PHY IP Cores solution for all your Gigabit network applications is available for immediate licensing
- Milk-V Launches Milk-V Vega, the World's First RISC-V Open Source 10 Gigabit Ethernet Switch
Latest News
- Sofics Extends Interface Voltage Options in TSMC FinFET and Nanosheet Technologies
- aiMotive and Cadence Demonstrate Layer-by-Layer Workload Placement Across Independent AI Engines
- Alchip collaborates with Synopsys to Address Scale Up and Out Bandwidth Constraints
- M31 and Ambiq Collaborate on TSMC N12e® Foundation IP to Address Demanding SoC Power and Area Targets
- Siemens and TSMC advance AI-powered semiconductor design automation