Moortec to exhibit at the ARM TechCon Expo in Santa Clara
October 12, 2016 -- Moortec will be exhibiting at the ARM TechCon Expo which is taking place in Santa Clara on Wednesday 26th & Thursday 27th of October. The ARM TechCon Expo is a unique opportunity for attendees to learn about groundbreaking solutions, reach out and touch the latest innovations and identify cutting-edge technologies.
Come and meet us at booth 808 and discuss in person how your advanced node System on Chip (SoC) programme can benefit from Moortec’s high performance analog IP.
Moortec specialise in high accuracy, highly featured embedded Process, Voltage and Temperature (PVT) sensors on 28nm and FinFET. Moortec’s IP enables SoC designs to be performance optimised and monitored on a per die basis.
About Moortec
Established in 2005, Moortec provide in-chip monitors and sensors, such as embedded Process Monitors (P), Voltage Monitors (V) and Temperature Sensors (T). Moortec’s PVT monitoring IP products enhance the performance and reliability of today’s Integrated Circuit (silicon chip) designs. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products and innovations.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Moortec to exhibit their embedded In-Chip Monitoring Subsystem IP at the 2017 ARM TechCon in Santa Clara
- Moortec to show off its advances in PVT monitoring for 40nm, 28nm, 16nm, 12nm and 7nm at ARM TechCon in San Jose
- Moortec to Showcase its Latest Embedded PVT Monitoring IP for 40nm-5nm at the 2019 ARM TechCon in San Jose
- Moortec Announce route2IP - a Collaborative Initiative for Sub-Picosecond Jitter PLL Design
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers