Dolphin Integration complements its 130 nm catalog with a low voltage release of the ROM Cassiopeia
Meylan, France – November 13, 2009. The patented Cassiopeia architecture for single via programmable ROM is enriched with a capability to operate from nominal voltage down to 1.1 V , both +/- 10%, in the TSMC 130 nm LP process.
Cassiopeia is an architecture already celebrated for attaining low power consumption at nominal voltage on applications such as RFID or high-end mobile. Engineers seeking to maximize power savings can take advantage of the low voltage capability of Cassiopeia: reducing the voltage from 1.5V down to 1.1V results in more than twice further power savings!
Endowed with Dolphin Integration’s “Two in One” Patent, Cassiopeia is not only a low power ROM, but also a dense ROM. Cassiopeia is up to 20% denser than contenders, which enables SoC designers to benefit from an impressive decrease of fabrication costs.
Thanks to the success of Cassiopeia, already in mass fabrication in the TSMC 130 nm process, Dolphin Integration grants the capability to migrate to other foundries starting with SMIC.
The on-line Cassiopeia generator demonstrates flexibility to generate instances of ROM between 1Kb and 1 Mb.
For more information about the Cassiopeia architecture or to gain access to the Cassiopeia online generator for benchmarking purposes:
http://www.dolphin.fr/flip/ragtime/013/ragtime_sROMet_LCL_CASSIOPEIA_013LP.html
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related News
- sureCore Unveils New Low Voltage Register Files
- Virtual Silicon Expands Embedded Memory Offering With New SRAMs and Metal ROM
- XEMICS extends its Ultra Low Power, Low Voltage Libraries
- CSR launches 2 new ROM based products - the next step in the evolution of Bluetooth silicon
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA