Dolphin Integration complements its 130 nm catalog with a low voltage release of the ROM Cassiopeia
Meylan, France – November 13, 2009. The patented Cassiopeia architecture for single via programmable ROM is enriched with a capability to operate from nominal voltage down to 1.1 V , both +/- 10%, in the TSMC 130 nm LP process.
Cassiopeia is an architecture already celebrated for attaining low power consumption at nominal voltage on applications such as RFID or high-end mobile. Engineers seeking to maximize power savings can take advantage of the low voltage capability of Cassiopeia: reducing the voltage from 1.5V down to 1.1V results in more than twice further power savings!
Endowed with Dolphin Integration’s “Two in One” Patent, Cassiopeia is not only a low power ROM, but also a dense ROM. Cassiopeia is up to 20% denser than contenders, which enables SoC designers to benefit from an impressive decrease of fabrication costs.
Thanks to the success of Cassiopeia, already in mass fabrication in the TSMC 130 nm process, Dolphin Integration grants the capability to migrate to other foundries starting with SMIC.
The on-line Cassiopeia generator demonstrates flexibility to generate instances of ROM between 1Kb and 1 Mb.
For more information about the Cassiopeia architecture or to gain access to the Cassiopeia online generator for benchmarking purposes:
http://www.dolphin.fr/flip/ragtime/013/ragtime_sROMet_LCL_CASSIOPEIA_013LP.html
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related News
- sureCore Unveils New Low Voltage Register Files
- Virtual Silicon Expands Embedded Memory Offering With New SRAMs and Metal ROM
- XEMICS extends its Ultra Low Power, Low Voltage Libraries
- CSR launches 2 new ROM based products - the next step in the evolution of Bluetooth silicon
Latest News
- SignatureIP Unveils MesoLink, a Mesochronous Bridge for PCIe/CXL Validation
- ICTK Partners with Jiran Security to Drive Post-Quantum Cryptography (PQC) Migration
- S2C Named Andes Technology’s 2026 Partner of the Year
- BrainChip Launches AKD1500 PCIe Card For Edge AI Evaluation Everywhere
- TDK-Micronas adopts Aniah’s AI-powered OneCheck® platform to advance automotive semiconductor development