Linear Tech to open chip-design center in U.K.
Linear Tech to open chip-design center in U.K.
By Chris Edwards, EE Times UK
September 7, 2000 (11:28 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000907S0024
LONDON Linear Technology Corp. plans to set up a chip-design center in the United Kingdom, perhaps in southern England, the company said. Linear (Milpitas, Calif.) aims to recruit 10 U.K.-based engineers for the company's first European location. The engineers will develop analog and mixed-signal components. Ian Scott, U.K. managing director for Linear, said the new design center here "is just a starting point. We are looking for high-end linear and mixed-signal design talent." Although the company wants to develop more high-speed amplifiers and analog-to-digital converters, Linear has not earmarked particular product families for the U.K. design center. The company expects to be able to tempt U.K. or European chip designers with a package that includes stock options. Chris Edwards is editor of Electronics Times, EE Times' sister newspaper in the United Kingdom.
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related News
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- Cadence Unveils Industry’s First Fully Autonomous Virtual Engineer for Chip Design, powered by NVIDIA
- TIER IV joins Arm Total Design for Physical AI to accelerate ready-to-use Autoware solutions through Open AD Kit
- Facebook Open Sources Time Appliance For Data Center Networks
Latest News
- BrainChip Launches AKD1500 Raspberry Pi 5 Kit: Giving Developers a Direct Path from Prototype to Production
- Cadence Joins the Genesis Mission Consortium to Advance AI-Driven Scientific Discovery and Microelectronics Innovation
- Onsemi picks up Codasip’s low-end RISC-V business for $14.5 million
- Semidynamics and Nokia Explore Collaboration to Strengthen Europe’s Sovereign AI Capabilities
- VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices