Legend and Circuit Semantics Invite EDA Community to Demos at DATE That Show How to Improve Timing and Characterization of SoC Designs
Who
Circuit Semantics, Inc. (CSI), the leading provider of modeling and characterization software for high-performance integrated circuit (IC) design and Legend Design Technology, Inc., a leading supplier of EDA software for circuit simulation and memory IP (Intellectual Property) characterization, invite attendees at the Design Automation and Test in Europe (DATE) Conference to learn how to improve their ASIC, DSP, microprocessor and high-speed communications designs.
What
Demonstrations feature Legend's MSIM® circuit simulator used with Circuit Semantics DynaCell(TM) and DynaCore(TM) circuit characterization software.
Where
Legend Design Technology Stand # 9325
CNIT, La Defense, Paris, France
When
Tuesday, February 17, 1000-1900
Wednesday, February 18, 1000-1800
Thursday, February 19, 1000-1700
Information and Registration
For more information about Circuit Semantics, please visit the Circuit Semantics website at www.cicuitsemantics.com. To make an appointment at DATE, please contact Endric Schubert - +49 (0) 160 95 100 689
For more information about DATE, please visit www.date-conference.com.
About Circuit Semantics
Circuit Semantics, Inc. provides electronic design automation (EDA) software that supports precise, gate-level abstraction and analysis of transistor-level circuits, and accelerates timing closure for designs fabricated in nanometer process technologies. Circuit Semantics is headquartered at 2410 Charleston Road, Mountain View, California 94043, telephone 650-564-9100. For more information, visit www.circuitsemantics.com.
About Legend Design Technology
Legend Design Technology, Inc. is a leading provider of characterization and simulation software for semiconductor Intellectual Property (IP) in SoC designs. With an emphasis on productivity and value, the company's software revolutionizes the time consuming and error prone processes associated with characterization. Legend Design Technology is headquartered at 2880 Lakeside Drive, Suite 101, Santa Clara, California 95054, telephone 408-748-8888. For more information, visit www.LegendDesign.com.
###
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Circuit Semantics and Legend Design Technology Announce OEM Agreement
- Prolific Inc., Circuit Semantics Inc. and Legend Design Technology Inc. team on manufacturability
- Magma Adopts Legend's MSIM Circuit Simulator for Cell Characterization and Delay Correlation
- Magma Integrates MSIM Circuit Simulator with SiliconSmart Characterization and Modeling Technology
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers