ISS expands Silicon Valley operations with appointment of Joe O'Neill as VP of Worldwide Sales
ISS expands Silicon Valley operations with appointment of Joe O'Neill as VP of Worldwide Sales
San Jose, California (July 18, 2000): Integrated Silicon Systems, The Multimedia ASVC Company, has announced the appointment of Joseph O'Neill as the company's new vice president of Worldwide Sales. O?Neill is responsible for expanding upon and managing a team of highly talented and motivated sales professionals to sell ISS' broad range of application-specific virtual components (ASVCs) for digital video, imaging and communications applications. ASVCs are a form of licensable semiconductor intellectual property designed for easy implementation in sub-micron ASICs or high-density FPGAs.
"Joe O'Neill's thorough understanding of the multimedia IP market, his proven technology expertise and skill at building strong customer relationships make him the ideal choice to lead our worldwide sales team," said James G. Doherty, CEO of Integrated Silicon Systems. "Joe's more than 25 years of semiconductor experience coupled with ISS' robust portfolio of multimedia ASVC solutions is a winning combination."
"ISS is the recognized market leader in the rapidly emerging multimedia ASVC space," said O'Neill. "I plan to further advance our leadership position through strategic customer partnerships and continued expansion of our worldwide sales force and sales agent network."
Joe O'Neill has extensive experience in sales, marketing, and intellectual property licensing. He has held executive sales and marketing positions at Toshiba, Samsung Semiconductor, AMI and Intel. Most recently, O'Neill ran his own sales and marketing consultancy company, with an emphasis on SoC and SIP companies. Mr. O'Neill has a BSEE from Christian Brothers University, Tennessee and an MBA from the Loyola University, Chicago.
Contacts:
David Mann, Integrated Silicon Systems
UK: +44 28 9050 4040
marcom@iss-dsp.com
Karen Suty, Integrated Silicon Systems
USA: +1 408 451 0161
marcom@iss-dsp.com
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Pioneering Silicon Valley Innovator Joins Aion Silicon as Engineering VP
- CAST Opens European Operations Center with New VP Chris Sheldon
- Virtual Silicon Names Dan Hillman VP of Business Operations and Infrastructure
- Xignal accelerates transition to fabless semiconductor model with appointment of Sean Moynagh as Director of Operations
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers