INVECAS, Inc. and Avery Design Systems Collaborate on LPDDR4/3 PHY, VIP Solutions
TEWKSBURY, MA. -- September 29, 2017 – Avery Design Systems Inc., a leader in verification IP, today announced its collaboration with INVECAS, Inc. to facilitate interoperability of DDR-Xactor VIP and perform extended compliance validation using Avery DFI-PHY compliance test-suite.
“We are pleased to collaborate with Avery Design VIP Partner to support the validation of our multi-standard DRAM interfaces for LPDDR3/4 PHY IP using Avery test-bench and compliance tests on behalf of our mutual customers,” said Mr. Dasaradha Gude, Chief Executive Officer of INVECAS, Inc. “Pre-qualification with memory controller and VIP partners has enhanced the quality of our IP as a complete solution to JEDEC standards, which is important for customers seeking the proven, interoperable solutions.”
Avery supports DDR5/4/3, LPDDR4/3, L/R/NV/DIMM, RCD/DB, HBM, DFI-PHY, HMC, ONFI/Toggle Flash models and compliance test-suites supporting memory controller, PHY, and L/R/NV/DIMM and chipset developers.
“Avery offers semiconductor companies and IP vendors an extensive memory VIP portfolio including highly differentiated solutions for DDR4 PHY and L/R/NV/RDIMM verification”, said Mr. Chilai Huang, President of Avery Design Systems. Key features also include
- System performance metrics analyze memory bus utilization and characterize performance bottlenecks
- Passive monitor generates protocol analyzer tracker and applies 100s of protocol and timing compliance checks
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for automatic property and coverage generation, low power retention register synthesis, and RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, HMC, ONFI/Toggle, NVM Express, SCSI Express, SATA Express, eMMC, SD/SDIO, and CAN FD standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
About INVECAS, Inc.
INVECAS (www.invecas.com) is a leading provider of silicon proven IP Solutions and ASIC Design Solutions optimized for Advanced process technologies as well as Embedded Software and System-level Solutions. INVECAS is a one-stop-destination for EDMs working on diverse market segments, which include IoT, Automotive, Bio-medical, Hand-held Devices and Compute, among others. INVECAS also offers a wide array of in-house solutions such as Validation, Package Design, Verification, Prototyping and Embedded Software, to name a few. For more information, visit https://www.invecas.com
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Avery Design Systems Announces Verification Support for New UCIe standard, Accelerating Adoption of Chiplet Interconnect Protocol
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Mobiveil and Avery Design Systems Extend Partnership to Accelerate Design and Verification of NVMe 2.0-Enabled SSD Development
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology