IDT licenses more MIPS cores for communications processors
IDT licenses more MIPS cores for communications processors
By Semiconductor Business News
October 11, 2001 (4:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011011S0099
SANTA CLARA, Calif. -- Integrated Device Technology Inc. today announced it has added to its portfolio of embedded RISC cores by licensing the MIPS32 and MIPS64 processor architectures from MIPS Technologies Inc. in nearby Mountain View. Previously, IDT had licensed the MIPS32 4Kc core for chip designs. According to IDT, the expanded lineup of MIPS design cores will enable it to select the most appropriate approach for development of next-generation communications processors. Key factors in licensing the MIPS32 and MIPS64 architectures were scalability and compatibility of those processor cores along with third-party tool support, said Phil Bourekas, vice president of the Internetworking Products Division at IDT in Santa Clara. Terms of the new licensing agreement were not released.
Related Semiconductor IP
- CryptoManager Root of Trust for Use with the Caliptra Specification
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
- RDMA IP
- PCIe Controller
Related News
- IDT Launches RapidIO 40-100 Gbps Interface Portfolio, Reducing Latency and Boosting Bandwidth for Communications and Computing
- Imagination reports MIPS Warrior P-class CPU at the heart of new communications processor from Baikal Electronics
- DENSO licenses Imagination's newest MIPS CPU and PowerVR GPU to drive enhanced in-vehicle electronic processing
- New MIPS I7200 Processor Core Delivers Unmatched Performance and Efficiency For Advanced LTE/5G Communications And Networking IC Designs
Latest News
- TeRAM Emerges from Stealth with $37M Equity Raise to Tackle the AI Memory Wall
- Arteris Accelerates Industry Transition to Multi-Die Chiplet-Based Architecture
- New MIPI Alliance Kinematics Working Group to Standardize Streaming Format for Radar and Lidar Sensor Data
- Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
- SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers