Huawei, Altera mix FPGA, memory in 2.5-D device
Rick Merritt, EETimes
11/14/2012 6:59 PM EST
The new device, in the works only about three months, will significantly reduce board space while increasing performance. “2.5D silicon interposers seem to be the best fit for networking companies—in fact, they are mission critical,” said Anwar A. Mohammed, a senior staff scientist for packaging working in Huawei’s U.S. R&D center here.
To read the full article, click here
Related Semiconductor IP
- DDR5/DDR4 and LPDDR5/LPDDR4 EMIF FPGA IP
- JESD204 FPGA IP
- 25G Ethernet Intel® FPGA IP
- Nios® V Processor
- RLDRAM II Controller Intel® FPGA IP
Related News
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Intel Launches Altera, Its New Standalone FPGA Company
- 30 minutes with Altera CEO Sandra Rivera discussing the Past, Present, and Future of a major FPGA vendor
- Lattice Expands Low Power, Small FPGA Portfolio with High I/O Density and Secure Device Options
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options