GiDEL Utilizes Altera's Stratix FPGA Families in Latest Development Systems
Altera’s High-Performance Devices Featured in PROC Algorithm Acceleration Boards
San Jose, Calif., October 30, 2007—Altera Corporation today announced its Stratix® II, Stratix II GX and Stratix III FPGAs are featured in GiDEL’s next-generation PROC algorithm acceleration boards and the PC_X8 PCI Express (PCIe) adapter for the PROCxM prototyping systems. The high-performance Altera® Stratix FPGAs allow GiDEL to integrate more functions and maximize system performance in its new development systems targeting PCIe applications and designers.
“Altera’s Stratix FPGA families enable our PROC development system to achieve leading-edge performance with maximum flexibility,” said Reuven Weintraub, president and CEO of GiDEL. “With their high capacities and high system frequencies, the latest PROC development systems are advanced and compelling solutions for PCIe applications and designers.”
GiDEL’s PROCStar III Development System
Targeting PCIe-based embedded processing applications, GiDEL’s PROCStar III development system leverages one to four of Altera’s Stratix III FPGAs to provide hardware acceleration of users’ application-specific processing algorithms. The PROCStar III supports eight lanes of PCIe through a Stratix II GX FPGA.
GiDEL’s PROCel Embedded Processor Board
GiDEL’s PROCel embedded processor board targets frame grabbers, digital signal processing (DSP) applications, and high-speed data acquisition, vision, imaging, and reconfigurable computing systems. The PROCel board meets the PCIe low-profile specification and features two Stratix FPGAs—a Stratix II FPGA for algorithm execution and a Stratix II GX FPGA for a high-speed, eight-lane PCIe interface to the host computer.
GiDEL’s PC_X8 PCIe Adapter
Stratix II GX devices are featured in GiDEL’s PC_X8 PCIe adapter for its PROC9M and PROC30M system-on-chip (SoC) verification systems. The PROC9M and PROC30M SoC verification systems, supported by the PC_X8 adapter, are used to verify multimillion-gate SoC designs. The Stratix II GX FPGA on the PC_X8 card provides a PCIe host interface to the PCIe intellectual property (IP) being verified within the SoC design residing on the PROC development system.
“Through our continued collaboration, Altera and GiDEL are delivering to our mutual customers a variety of development solutions that offer the performance, density and cost advantages of Altera’s FPGAs,” said Danny Biran, senior vice president of corporate and product market for Altera Corporation. “The combination of the industry’s highest performance and highest density FPGAs, with GiDEL’s PROC development systems, provides designers with a unique reconfigurable FPGA-based platform that enables them to meet their stringent design requirements.”
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- intoPIX Unveils Latest JPEG XS FPGA Cores with Nextera-Adeas ST2110/IPMX, Streamlining IPMX Development at NAB Show
- Altera Introduces Next-Generation Agilex 9 Direct RF-Series SoC FPGA to Power the Future of High-Performance RF Systems
- Altera Reveals Stratix 10 Innovations Enabling the Industry’s Fastest and Highest Capacity FPGAs and SoCs
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’